Open Access Open Access  Restricted Access Subscription or Fee Access

Implementation of High Performance Convolution Based on Novel Mux-Multiplier


(*) Corresponding author


Authors' affiliations


DOI: https://doi.org/10.15866/iremos.v17i1.23073

Abstract


In this paper, a 6×6 bit convolution circuit is designed using a new binary multiplier based on 2-to-1 multiplexer (Mux-Multiplier). The proposed Mux-Multiplier circuit is designed so as X-bits are fed to one of the 2-to-1 multiplexer inputs, while the other multiplexer inputs are grounded to zero. The Y-group bits become the control selector for each of all the multiplexers. All the multiplexer outputs are summed together by an adder to achieve the correct result. The whole convolution circuit is designed, coded and successfully gate level simulated on Field Programmable Gate Array (FPGA) Cyclone IV platform. The achieved result of Mux-Multiplier and convolution circuits described that these results are exactly matched with the mathematically obtained results. The proposed designed circuit operates with 9.111 ns delay time. The presented designed circuit with these good specifications makes the convolution circuit suitable in a wide range of Digital Signal Processing (DSP) applications, telecommunication and electronic systems.
Copyright © 2024 Praise Worthy Prize - All rights reserved.

Keywords


DSP; HDL; Mux-Multiplier; Signal Processing

Full Text:

PDF


References


K. T. Ganesh, B.V.S.K., B. S. Mihiraamsh, G. Akhil, V. Ravitej and S. Murugan, Low power and single multiplier design for 2D convolutions, in 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC), IEEE: Coimbatore, India. p. 1957-1964, 2021.
https://doi.org/10.1109/ICESC51422.2021.9532747

Ismail, S.H.F.a.S.M., Floating-Point FIR-Based Convolution Suitable for Discrete Wavelet Transform Implementation on FPGA, in 2019 Novel Intelligent and Leading Emerging Sciences Conference (NILES). IEEE: Giza, Egypt. p. 158-161, 2019.

Zhang, H.W.W.X.Z.Z.X.Y.C., An Efficient Stochastic Convolution Architecture Based on Fast FIR Algorithm. IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.69 (Issue 3): p. 984 - 988, 2022.
https://doi.org/10.1109/TCSII.2021.3121081

R. Aradhya H V and D. Hegde, "Implementation of Power Efficient Radix-4 Booth Multiplier with Pre-encoding," 2023 7th International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS), Bangalore, India, pp. 1-5, 2023.
https://doi.org/10.1109/CSITSS60515.2023.10334241

Nikmehr, M.K.a.H., A Fine-Grained Pipelined 2-D Convolver for High-Performance Applications. IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 66 (Issue 1): p. 146-150, JAN. 2019.
https://doi.org/10.1109/TCSII.2018.2832064

J. He, W. Li, J. Xu, M. Zhang and H. Yang, "Research on Convolution Decomposition and Hardware Acceleration based on FPGA," 2023 4th International Conference on Computer Engineering and Application (ICCEA), Hangzhou, China, pp. 285-291, 2023.
https://doi.org/10.1109/ICCEA58433.2023.10135385

John W. Pierre, M., A Novel Method for Calculating the Convolution Sum of Two Finite Length Sequences. IEEE Transactions On Education, Vol. 39 (Issue 1): p. 77-80, Feb. 1996.
https://doi.org/10.1109/13.485235

H. Chugh and S. Singh, "Design and Implementation of a High-Performance 4-bit Vedic Multiplier Using a Novel 5-bit Adder in 90nm Technology," 2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO), Noida, India, pp. 1-6, 2022.
https://doi.org/10.1109/ICRITO56286.2022.9964936

N. Chabini and R. Beguenane, "FPGA-Based 8x8 Bits Signed Multipliers Using LUTs," 2023 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), Regina, SK, Canada, pp. 366-370, 2023.
https://doi.org/10.1109/CCECE58730.2023.10288715

A. A. Wilson and S. P. Rajeev, "Implementation of an Array Multiplier Using an Addition Algorithm with Signed Digit Representation," 2023 7th International Conference On Computing, Communication, Control and Automation (ICCUBEA), Pune, India, pp. 1-4, 2023.
https://doi.org/10.1109/ICCUBEA58933.2023.10392006

Kuriakose, A., Balamurugan, S., Optimum Overcurrent Relay Coordination Using Genetic Algorithm with Time Multiplier Setting and Pick-Up Current Setting as Variables, (2023) International Review on Modelling and Simulations (IREMOS), 16 (5), pp. 324-336.
https://doi.org/10.15866/iremos.v16i5.23645

V. Lakshmi, J. Reuben and V. Pudi, "A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 3, pp. 1148-1158, March 2022.
https://doi.org/10.1109/TCSI.2021.3129827

J. S, M. M, K. Kumar M and H. Krithik Roshan S, "VLSI Design of Majority Logic based Wallace Tree Multiplier," 2023 7th International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, pp. 967-971, 2023.

Y. He, X.Y., B. Ma, Z. Zhang and B. Zhang, A Probabilistic Prediction Based Fixed-Width Booth Multiplier, in 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)., IEEE: Chengdu, China. p. 321-324, 2018.
https://doi.org/10.1109/APCCAS.2018.8605690

Alkury, S., A novel approach of multiplier design based on BCD decoder. Indonesian Journal of Electrical Engineering and Computer Science, Vol. 14 (Issue 1): p. 38 - 43, April 2019.
https://doi.org/10.11591/ijeecs.v14.i1.pp38-43

Alkurwy, S., Al-Azawi, S., Al Darraji, N., FPGA Implementation of FIR Filter Design Based on Novel Vedic Multiplier, (2019) International Review on Modelling and Simulations (IREMOS), 12 (2), pp. 66-71.
https://doi.org/10.15866/iremos.v12i2.16322

Alkurwy, S., Design and Implementation of Parallel Multiplier Using Two Split circuits. Przegląd Elektrotechniczny, (7): p. 19-21, 2021.
https://doi.org/10.15199/48.2021.07.04

J. S, M. M, K. Kumar M and H. Krithik Roshan S, "VLSI Design of Majority Logic based Wallace Tree Multiplier," 2023 7th International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, pp. 967-971, 2023.

M. C. Hanumantharaju, H.J., R. K. Renuka and M. Ravishanka, A High Speed Block Convolution using Ancient Indian Vedic Mathematics, in International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007), IEEE: Sivakasi, India. pp. 169-173, 2007.
https://doi.org/10.1109/ICCIMA.2007.332

Saini, S.J.a.S., High speed convolution and deconvolution algorithm (Based on Ancient Indian Vedic Mathematics), in 11th International Conference on Electrical Engineering/Electronics, computer, Telecommunications and Information Technology (ECTI-CON), IEEE: Nakhon Ratchasima, Thailand. p. 1-5, 2014.
https://doi.org/10.1109/ECTICon.2014.6839756

S.Elango, P.S., K. Shoukath Ali, Sajan P Philip , A. Daniel Raj, Investigation And VSI Implementation Of Linear Convolution Architecture For FPGA Based Signal Processing Applications. International Journal of Pure and Applied Mathematics, vol.119 (Issue 16): pp. 4607-4624, 2018.

Pramod, K.P.a.P., Pipelined convolution using Vedic multiplier, in 2015 IEEE Recent Advances in Intelligent Computational Systems (RAICS), IEEE: Trivandrum, India. p. 33-38, 2015.

Rawat, S.S.a.P., High speed and delay efficient convolution by using Kogge Stone device, in 2017 International Conference on Computer Communication and Informatics (ICCCI), IEEE: Coimbatore, India. pp. 1-5, 2017.

Hammia, S., Hatim, A., Bouaaddi, A., Najoui, M., Jakjoud, F., Ez-ziymi, S., Efficient EKF-SLAM's Jacobian Matrices Hardware Architecture and its FPGA Implementation, (2021) International Review of Electrical Engineering (IREE), 16 (5), pp. 484-496.
https://doi.org/10.15866/iree.v16i5.20149


Refbacks

  • There are currently no refbacks.



Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize