Open Access Open Access  Restricted Access Subscription or Fee Access

Performance Comparison of the Conventional CMOS and MTCMOS Digital Circuits and Their Simulation


(*) Corresponding author


Authors' affiliations


DOI: https://doi.org/10.15866/iree.v17i1.20555

Abstract


This paper focuses on the design of the conventional CMOS digital circuits and the Multi-Threshold CMOS (MTCMOS) digital circuits, which perform the specific Boolean logic function, as well as the comparison between these designing techniques by their functionality and power consummation (dissipation). The leakage of currents in integrated circuits based on CMOS logic becomes quite significant when the complementary MOS transistors are the small-device geometries (small dimensions), and this effect imposes alternative techniques that enable the designing of CMOS digital circuits with low-power dissipation, even in standby mode. One of these techniques is the design of the CMOS digital circuits with multi-threshold voltage (MTCMOS), which enables the reduction of the leakage power dissipation, as a part of the overall power dissipation in CMOS logic. Two CMOS digital circuits are designed (2-input XNOR CMOS gate and the other one is the CMOS gate that performs a complex Boolean function) based on conventional CMOS technique and multi-threshold voltage CMOS technique, and their functionality and calculation of the average overall power dissipation are tested using the Computer-Aided Design (CAD). The methodology used to achieve low power dissipation in CMOS digital circuits (MTCMOS) will be an efficient method for reducing the overall dissipation, while the high speed performance will be maintained.
Copyright © 2022 Praise Worthy Prize - All rights reserved.

Keywords


Leakage Power Dissipation; Average Dissipation Power; NMOS Transistor; PMOS Transistor; CMOS Inverter; Threshold Voltage

Full Text:

PDF


References


R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation (4th edition, Wiley-IEEE Press, 2019).

Sung-Mo Kang, Yusuf Leblebici,Chulwoo Kim, CMOS Digital Integrated Circuits (4th edition, McGraw-Hill, 2014).

Adel S. Sedra, Kenneth C. Smith, Microelectronic Circuits (7th edition, Oxford University Press, 2019).

Richard C. Jaeger, Travis N. Blalock, Microelectronic Circuit Design (5th edition, McGraw-Hill, 2016).

Tan, Nianxiong Nick, Li, Dongmei, Wang, Zhihua, Ultra-Low Power Integrated Circuit Design (1st edition, Springer-Verlag, New York, 2014)

Sarah Harris, David Harris, Digital Design and Computer Architecture (1st edition, Morgan Kaufmann, 2015).
https://doi.org/10.1016/B978-0-12-800056-4.00006-6

John F. Wakerly, Digital Design: Principles and Practices (5th edition, Pearson, UK, 2018).

N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective (Massachusetts, USA:Addison-Wesley, 2011).

Donald A. Neamen, Semiconductor Physics and Devices (4th edition, McGraw-Hill, 2012)

Jobaneh, H., The Design of an Ultra-Low-Power 7.5 GHz LNA in 0.13µm CMOS Technology with Cascode and Common-Source Topology, (2020) International Review of Electrical Engineering (IREE), 15 (4), pp. 336-343.
https://doi.org/10.15866/iree.v15i4.18226

M. A. Turi and J. G. D. Frias, Effective low leakage 6T and 8T FinFET SRAMs: using cells with reverse-biased FinFETs near-threshold operation and power gating, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 4, 2020, pp. 765-769
https://doi.org/10.1109/TCSII.2019.2922921

Heidari Jobaneh, H., The Design of an Ultra-Low-Voltage Ultra-Low-Power 7.5 GHz LNA in 0.13µm CMOS Technology, (2020) International Review of Electrical Engineering (IREE), 15 (3), pp. 253-261.
https://doi.org/10.15866/iree.v15i3.18185

M. Zabeli, N. Caka, M. Limani. Q. Kabashi, The impact transconductance parameter and threshold voltage of MOSFET's in static characteristics of CMOS inverter, Natural and Engineering Sciences (NESciences) Journal, vol. 2 n. 3,2017, pp. 135-148
https://doi.org/10.28978/nesciences.358859

Anastasios Vilouras, Hadi Heidari, Shoubhik Gupta, Ravinder Dahiya, Modeling of CMOS Devices and Circuits on Flexible Ultrathin Chips, IEEE Transactions on Electron Devices, vol. 64 n. 5, 2017, pp. 2038- 2046.
https://doi.org/10.1109/TED.2017.2668899

A. P. Jacob, R. Xie, M. G. Sung, L. Liebmann, R. T. P. Lee and B. Taylor, Scaling challenges for advanced CMOS devices, International Journal of High Speed Electronics and Systems, vol. 26, no. 1 & 2, 2017, pp.1-76
https://doi.org/10.1142/9789813225404_0001

Noori, A., Kamal, A., Mohammed, S., Humada, A., Design and Implementation of Biquad Filters Using CMOS Circuit Based Active Elements, (2019) International Review of Electrical Engineering (IREE), 14 (2), pp. 141-147.
https://doi.org/10.15866/iree.v14i2.16373

Altarawneh, Z., Al-Tarawneh, M., Improved QCA-Based Full Adder/Subtractor Structures, (2021) International Review of Electrical Engineering (IREE), 16 (4), pp. 391-400.
https://doi.org/10.15866/iree.v16i4.20525

Abeer Alsadoon, P.W.C. Prasad, Azam Beg, Using software simulators to enhance the learning of digital logic design for the information technology student, European Journals of Engineering, vol. 42 n.5, 2016, pp. 533-546.
https://doi.org/10.1080/03043797.2016.1196344

Vikram Singh, S. K., Different Perspectives of Low Power Design for CMOS VLSI Circuits. International Journal of Electronics Engineering, vol 10 n.2, 2018, pp. 604-613

M Suresh, A. K. Panda, M. Sukla, M.P. Vasanthi, S. Santhi, Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology, Sixth International Conference on Advances in Computing and Information Technology, 2016 .pp. 41-51.
https://doi.org/10.5121/csit.2016.60905

Preeti Kushwah, Saurabh Khandelwal, Shyam Akashe, Multi-Threshold Voltage CMOS Design for Low-Power Half Adder Circuit, International Journal of Nanoscience, Vol. 14, n. 05 &06, 2015, pp. 1-6
https://doi.org/10.1142/S0219581X15500222

S. Devi, N. S. Suhas and K. M. A. Vijay, Design of full subtractor using DPL logic and MTCMOS technique to reduce the leakage current and area, Second International Conference on Electrical Computer and Communication Technologies (ICECCT), 22-24 Feb. 2017.
https://doi.org/10.1109/ICECCT.2017.8117919

Handa, J. Chawla and G. Sharma, A novel high performance low power CMOS NOR gate using Voltage Scaling and MTCMOS technique, International Conference on Advances in Computing, Communications and Informatics (ICACCI), New Delhi, 2014, pp. 624-629.
https://doi.org/10.1109/ICACCI.2014.6968238

S. Saini, B. Singh, H. Pahuja and V. A. Chhabra, Design and Analysis of Priority Encoder with Low Power MTCMOS Technique, 8th International Conference on Cloud Computing, Data Science & Engineering (Confluence), Noida, 2018, pp. 14-15,
https://doi.org/10.1109/CONFLUENCE.2018.8442983

Zabeli, M., Caka, N., Limani, M., Kabashi, Q., Design Simulations of Synchronous Counters with Different Modulus by Harnessing IC 74HC163, (2018) International Review on Modelling and Simulations (IREMOS), 11 (6), pp. 386-395.
https://doi.org/10.15866/iremos.v11i6.15703

Muchlas Muchlas, Pramudita Budiastuti, Development of Learning Devices of Basic Electronic Virtual Laboratory Based on PSPICE Software, Journal of Vocational Education Studies (JOVES), vol. 3 n, 1, 2020, pp. 1-18, 2020.
https://doi.org/10.12928/joves.v3i1.2085


Refbacks

  • There are currently no refbacks.



Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize