Open Access Open Access  Restricted Access Subscription or Fee Access

Improved QCA-Based Full Adder/Subtractor Structures


(*) Corresponding author


Authors' affiliations


DOI: https://doi.org/10.15866/iree.v16i4.20525

Abstract


Recently, Quantum-dot Cellular Automata (QCA) technology has shown great potential over current CMOS technology as it offers energy and area- efficient digital nano-scale circuits. In this article, various full adder/subtractor QCA implementations are presented and compared with recently published designs. The proposed designs include dedicated full adder and subtractor structures, combined full adder/subtractor structure and single- layer and multi-layer-controlled adder/subtractor structures. The proposed designs are simulated and evaluated using specialized QCA design tools. It was found that the proposed dedicated full adder and subtractor structures outperform their recently presented counterparts in terms of cell count, area, latency and cost values. In addition, the combined structure has achieved significant improvements as compared with existing designs. The improvements in cell count, area, latency and cost values have reached up to 82, 86, 66 and 98%, respectively. As compared with the best recent single-layer and multi-layer designs, the proposed single-layer controlled full adder/subtractor structure has achieved up to 46, 55 and 55% improvement in QCA cell count, area and cost value, respectively. On the other hand, the achieved improvement of the proposed multi-layer-based structure has reached up to 29, 43 and 15% in cell count, area and cost value, respectively. Furthermore, it has been observed that the proposed combined/controlled structures are more energy-efficient than the dedicated designs which aligns with the nanoscale circuit design requirements. Finally, the proposed QCA-based structures can be viewed as key building blocks for implementing larger logic designs such as Arithmetic and Logic Units (ALUs).
Copyright © 2021 Praise Worthy Prize - All rights reserved.

Keywords


QCA Technology; Full Adder; Full Subtractor; Combined Adder/Subtractor; Controlled Adder/Subtractor

Full Text:

PDF


References


C. Shin, Introduction: Barriers Preventing CMOS Device Technology from Moving Forward, in Variation-Aware Advanced CMOS Devices and SRAM, C. Shin Ed. Dordrecht: Springer Netherlands, 2016, pp. 1-16.
https://doi.org/10.1007/978-94-017-7597-7_1

M. Gao, J. Wang, S. Fang, J. Nan, and L. Daming, A New Nano Design for Implementation of a Digital Comparator Based on Quantum-Dot Cellular Automata, International Journal of Theoretical Physics, 2020.
https://doi.org/10.1007/s10773-020-04499-w

C. S. Lent and P. D. Tougaw, A device architecture for computing with quantum dots, Proceedings of the IEEE, vol. 85, no. 4, pp. 541-557, 1997.
https://doi.org/10.1109/5.573740

F. Salimzadeh and S. R. Heikalabad, Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata, Physica B: Condensed Matter, vol. 556, pp. 163-169, 2019.
https://doi.org/10.1016/j.physb.2018.12.028

S. Angizi, E. Alkaldy, N. Bagherzadeh, and K. Navi, Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata, Journal of Low Power Electronics, vol. 10, no. 2, pp. 259-271, 2014.
https://doi.org/10.1166/jolpe.2014.1320

T. N. Sasamal, A. K. Singh, and A. Mohan, Clocking Schemes for QCA, in Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective, ed: Springer Singapore, 2019, pp. 139-145.
https://doi.org/10.1007/978-981-15-1823-2_9

A. H. Majeed, M. S. Zainal, E. Alkaldy, and D. M. Nor, Single-bit Comparator in Quantum-dot Cellular Automata (QCA) Technology Using Novel QCA-XNOR Gates, Journal of Electronic Science and Technology, p. 100078, 2020.
https://doi.org/10.1016/j.jnlest.2020.100078

K. Pandiammal and D. Meganathan, Efficient design of QCA based hybrid multiplier using clock zone based crossover, Analog Integrated Circuits and Signal Processing, vol. 102, no. 1, pp. 63-77, 2019.
https://doi.org/10.1007/s10470-019-01570-3

B. N. K. Reddy, B. V. Vani, and G. B. Lahari, An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata, Telecommunication Systems, vol. 74, no. 4, pp. 487-496, 2020.
https://doi.org/10.1007/s11235-020-00669-7

S. Krrabaj, E. Canhasi, and X. Bajrami, Quantum-Dot cellular automata divider, presented at the 2017 6th Mediterranean Conference on Embedded Computing (MECO), 2017.
https://doi.org/10.1109/MECO.2017.7977215

T. N. Sasamal, A. K. Singh, and A. Mohan, QCA Background, in Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective, ed: Springer Singapore, 2019, pp. 9-31.
https://doi.org/10.1007/978-981-15-1823-2_2

J.-C. Jeon, Low-complexity QCA universal shift register design using multiplexer and D flip-flop based on electronic correlations, The Journal of Supercomputing, vol. 76, no. 8, pp. 6438-6452, 2019.
https://doi.org/10.1007/s11227-019-02962-y

S. Singh, S. Pandey, and S. Wairya, Modular Design of 2 n :1 Quantum Dot Cellular Automata Multiplexers and its Application, via Clock Zone based Crossover, International Journal of Modern Education and Computer Science, vol. 8, no. 7, pp. 41-52, 2016.
https://doi.org/10.5815/ijmecs.2016.07.05

F. Ahmad, An optimal design of QCA based 2 n :1/1:2 n multiplexer/demultiplexer and its efficient digital logic realization, Microprocessors and Microsystems, vol. 56, pp. 64-75, 2018/02 2018.
https://doi.org/10.1016/j.micpro.2017.10.010

S. R. Fam and N. J. Navimipour, Design of a loop-based random access memory based on the nanoscale quantum dot cellular automata, Photonic Network Communications, vol. 37, no. 1, pp. 120-130, 2018.
https://doi.org/10.1007/s11107-018-0801-9

T. N. Sasamal, A. K. Singh, and U. Ghanekar, Design and Implementation of QCA D-Flip-Flops and RAM Cell Using Majority Gates, Journal of Circuits, Systems and Computers, vol. 28, no. 05, p. 1950079, 2019.
https://doi.org/10.1142/S0218126619500798

M. Abdullah-Al-Shafi and A. N. Bahar, A New Structure for Random Access Memory Using Quantum-Dot Cellular Automata, Sensor Letters, vol. 17, no. 8, pp. 595-600, 2019.
https://doi.org/10.1166/sl.2019.4117

M. Tarawneh and Z. Altarawneh, C-Element Design in Quantum Dot Cellular Automata, Jordanian Journal of Computers and Information Technology, no. 0, p. 1, 2020.
https://doi.org/10.5455/jjcit.71-1598791557

S. Ghosh and R. Kaushik, Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching, presented at the 2008 Asia and South Pacific Design Automation Conference, 2008.
https://doi.org/10.1109/ASPDAC.2008.4484029

D. Abedi, G. Jaberipur, and M. Sangsefidi, Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover, IEEE Transactions on Nanotechnology, vol. 14, no. 3, pp. 497-504, 2015.
https://doi.org/10.1109/TNANO.2015.2409117

S. Hashemi and K. Navi, A Novel Robust QCA Full-adder, Procedia Materials Science, vol. 11, pp. 376-380, 2015.
https://doi.org/10.1016/j.mspro.2015.11.133

T. N. Sasamal, A. K. Singh, and A. Mohan, An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata, Optik, vol. 127, no. 20, pp. 8576-8591, 2016.
https://doi.org/10.1016/j.ijleo.2016.06.034

M. Balali, A. Rezai, H. Balali, F. Rabiei, and S. Emadi, Towards coplanar quantum-dot cellular automata adders based on efficient three-input XOR gate, Results in Physics, vol. 7, pp. 1389-1395, 2017.
https://doi.org/10.1016/j.rinp.2017.04.005

D. Abedi and G. Jaberipur, Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 1, pp. 106-110, 2018.
https://doi.org/10.1109/TCSII.2017.2703942

M. Balali and A. Rezai, Design of Low-Complexity and High-Speed Coplanar Four-Bit Ripple Carry Adder in QCA Technology, International Journal of Theoretical Physics, vol. 57, no. 7, pp. 1948-1960, 2018.
https://doi.org/10.1007/s10773-018-3720-8

N. Safoev and J.-C. Jeon, Design of high-performance QCA incrementer/decrementer circuit based on adder/subtractor methodology, Microprocessors and Microsystems, vol. 72, p. 102927, 2020.
https://doi.org/10.1016/j.micpro.2019.102927

V. Pudi and K. Sridharan, Efficient QCA design of single-bit and multi-bit subtractors, presented at the 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013), 2013.
https://doi.org/10.1109/NANO.2013.6720958

J. I. Reshi and M. T. Banday, Efficient design of nano scale adder and subtractor circuits using quantum dot cellular automata, presented at the 3rd International Conference on Electrical, Electronics, Engineering Trends, Communication, Optimization and Sciences (EEECOS 2016), 2016.
https://doi.org/10.1049/cp.2016.1508

C. Labrado and H. Thapliyal, Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing, Electronics Letters, vol. 52, no. 6, pp. 464-466, 2016.
https://doi.org/10.1049/el.2015.3834

R. Jaiswal and T. N. Sasamal, Efficient design of full adder and subtractor using 5-input majority gate in QCA, presented at the 2017 Tenth International Conference on Contemporary Computing (IC3), 2017.
https://doi.org/10.1109/IC3.2017.8284336

A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis, Alexandria Engineering Journal, vol. 57, no. 2, pp. 729-738, 2018.
https://doi.org/10.1016/j.aej.2017.01.022

M. Raj and L. Gopalakrishnan, Novel Reliable QCA Subtractor Designs using Clock zone based Crossover, presented at the 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), 2019.
https://doi.org/10.1109/ICECA.2019.8821946

A. T. Vanaraj, M. Raj, and L. Gopalakrishnan, Energy-Efficient Coplanar Adder and Subtractor in QCA, presented at the 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), 2020.
https://doi.org/10.1109/ICSSIT48917.2020.9214274

R. Bardhan, T. Sultana, and N. J. Lisa, An efficient design of adder/subtractor circuit using quantum dot cellular automata, presented at the 2015 18th International Conference on Computer and Information Technology (ICCIT), 2015.
https://doi.org/10.1109/ICCITechn.2015.7488121

Y. Z. Barughi and S. R. Heikalabad, A Three-Layer Full Adder/Subtractor Structure in Quantum-Dot Cellular Automata, International Journal of Theoretical Physics, vol. 56, no. 9, pp. 2848-2858, 2017.
https://doi.org/10.1007/s10773-017-3453-0

F. Ahmad, S. Ahmed, V. Kakkar, G. M. Bhat, A. N. Bahar, and S. Wani, Modular Design of Ultra-Efficient Reversible Full Adder-Subtractor in QCA with Power Dissipation Analysis, International Journal of Theoretical Physics, vol. 57, no. 9, pp. 2863-2880, 2018.
https://doi.org/10.1007/s10773-018-3806-3

M. Mosleh, A Novel Full Adder/Subtractor in Quantum-Dot Cellular Automata, International Journal of Theoretical Physics, vol. 58, no. 1, pp. 221-246, 2018.
https://doi.org/10.1007/s10773-018-3925-x

M. Raj, L. Gopalakrishnan, and S.-B. Ko, Design and analysis of novel QCA full adder-subtractor, International Journal of Electronics Letters, pp. 1-14, 2020.
https://doi.org/10.1080/21681724.2020.1726479

R. Marshal and G. Lakshminarayanan, Fault Resistant Coplanar QCA Full Adder-Subtractor Using Clock Zone-Based Crossover, IETE Journal of Research, pp. 1-8, 2020.
https://doi.org/10.1080/03772063.2020.1838340

R. Laajimi, Nanoarchitecture of Quantum-Dot Cellular Automata (QCA) Using Small Area for Digital Circuits, in Advanced Electronic Circuits - Principles, Architectures and Applications on Emerging Technologies, ed: InTech, 2018.
https://doi.org/10.5772/intechopen.72691

A. H. Majeed, E. Alkaldy, M. S. Zainal, K. Navi, and D. Nor, Optimal design of RAM cell using novel 2:1 multiplexer in QCA technology, Circuit World, vol. 46, no. 2, pp. 147-158, 2019.
https://doi.org/10.1108/CW-06-2019-0062

K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, vol. 3, no. 1, pp. 26-31, 2004.
https://doi.org/10.1109/TNANO.2003.820815

M. Abdullah-Al-Shafi and A. N. Bahar, An Architecture of 2-Dimensional 4-Dot 2-Electron QCA Full Adder and Subtractor with Energy Dissipation Study, Active and Passive Electronic Components, vol. 2018, pp. 1-10, 2018.
https://doi.org/10.1155/2018/5062960

F. Ahmad, G. M. Bhat, H. Khademolhosseini, S. Azimi, S. Angizi, and K. Navi, Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells, Journal of Computational Science, vol. 16, pp. 8-15, 2016.
https://doi.org/10.1016/j.jocs.2016.02.005

N. Patidar and N. Gupta, An Efficient Layout of Single-Layer Full Adder Using QCA, in Advances in Intelligent Systems and Computing, ed: Springer Singapore, 2020, pp. 165-172.
https://doi.org/10.1007/978-981-15-4032-5_17

S. R. Heikalabad, M. N. Asfestani, and M. Hosseinzadeh, A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis, The Journal of Supercomputing, vol. 74, no. 5, pp. 1994-2005, 2017.
https://doi.org/10.1007/s11227-017-2206-4

K. Navi, R. Farazkish, S. Sayedsalehi, and M. Rahimi Azghadi, A new quantum-dot cellular automata full-adder, Microelectronics Journal, vol. 41, no. 12, pp. 820-826, 2010.
https://doi.org/10.1016/j.mejo.2010.07.003

S. R. Kassa and R. K. Nagaria, A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs, Journal of Computational Electronics, vol. 15, no. 1, pp. 324-334, 2015.
https://doi.org/10.1007/s10825-015-0757-2

A. Roohi, H. Khademolhosseini, S. Sayedsalehi, and K. Navi, A symmetric quantum-dot cellular automata design for 5-input majority gate, Journal of Computational Electronics, vol. 13, no. 3, pp. 701-708, 2014.
https://doi.org/10.1007/s10825-014-0589-5

M. Mohammadi, M. Mohammadi, and S. Gorgin, An efficient design of full adder in quantum-dot cellular automata (QCA) technology, Microelectronics Journal, vol. 50, pp. 35-43, 2016.
https://doi.org/10.1016/j.mejo.2016.02.004

S. Karthigai Lakshmi, G. Athisha, M. Karthikeyan, and C. Ganesh, Design of subtractor using nanotechnology based QCA, presented at the 2010 International Conference on Communication Control and Computing Technologies 2010.
https://doi.org/10.1109/ICCCCT.2010.5670582

S. Zoka and M. Gholami, A novel efficient full adder-subtractor in QCA nanotechnology, International Nano Letters, vol. 9, no. 1, pp. 51-54, 2018.
https://doi.org/10.1007/s40089-018-0256-0

M. Kianpour and R. Sabbaghi-Nadooshan, Novel 8-bit reversible full adder/subtractor using a QCA reversible gate, Journal of Computational Electronics, vol. 16, no. 2, pp. 459-472, 2017.
https://doi.org/10.1007/s10825-017-0963-1

E. Taherkhani, M. H. Moaiyeri, and S. Angizi, Design of an ultra-efficient reversible full adder-subtractor in quantum-dot cellular automata, Optik, vol. 142, pp. 557-563, 2017.
https://doi.org/10.1016/j.ijleo.2017.06.024

F. S. Torres, R. Wille, P. Niemann, and R. Drechsler, An Energy-Aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 12, pp. 3031-3041, 2018.
https://doi.org/10.1109/TCAD.2018.2789782


Refbacks

  • There are currently no refbacks.


Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize