Design Methodology of High-Order Feed-Forward ΔΣ Modulators for Broadband Communications

Houda Daoud; Dalila Laouej; Samir Ben Salem; Mourad Loulou

doi:10.15866/iree.v13i1.12786

Design Methodology of High-Order Feed-Forward ΔΣ Modulators for Broadband Communications

Houda Daoud^(1*), Dalila Laouej⁽²⁾, Samir Ben Salem⁽³⁾, Mourad Loulou⁽⁴⁾

^(*) Corresponding author

Authors' affiliations

DOI: https://doi.org/10.15866/iree.v13i1.12786

Abstract

This paper presents a design methodology to optimize high order Feed-Forward (FF) Delta-Sigma (ΔΣ) modulators architectures intended for use in next generations wireless applications. Being a low power and a low noise basic building block, the Telescopic OTA circuit is optimized using an algorithmic driven methodology to implement the switched capacitor (SC) integrator which constitutes a fundamental component of the designed FF ΔΣ modulator. A 2-1-1 cascaded FF ΔΣ modulator is firstly, designed for WCDMA and WLAN standards. The FF ΔΣ modulator performances are improved by implementing a 2-2 cascaded FF ΔΣ modulator. Both system-level and transistor-level simulations were performed with MATLAB and ORCAD PSPICE (AMS 0.35µm CMOS process). The 2-1-1 and the 2-2 cascaded FF ΔΣ modulators implemented with optimized SC circuits achieve respectively SNRs of 50dB and 56.3dB with over-sampling ratio of 16 for WCDMA standard.
Copyright © 2018 Praise Worthy Prize - All rights reserved.

Keywords

Feed-Forward Technique; Cascaded ΔΣ Modulator Performances; Design Methodology; Optimized OTA Circuits; Heuristic Method; Wide Bandwidth

Full Text:

PDF

References

Nandakumar, S., Khara, S., Velmurugan, T., Preetha, K., Priority Based Call Admission Control in Integrated 3G/WLAN Mixed Cell, (2015) International Journal on Communications Antenna and Propagation (IRECAP), 5 (2), pp. 98-105.
http://dx.doi.org/10.15866/irecap.v5i2.5687

Murugan, N., Balasubramanian, R., Patnam, H., Ultra-Wideband Planar Monopole Antenna with WiMAX and WLAN Band Rejection Characteristics, (2016) International Journal on Communications Antenna and Propagation (IRECAP), 6 (1), pp. 44-49.
http://dx.doi.org/10.15866/irecap.v6i1.8295

Badri, H., Nemri, N., Zairi, H., Gharsallah, A., Trabelsi, H., A Planar Coupled-Fed Unidirection Dual-Band Antennna for GSM, UMTS, WLAN, LTE and Wi-MAX Applications, (2016) International Journal on Communications Antenna and Propagation (IRECAP), 6 (1), pp. 27-32.
http://dx.doi.org/10.15866/irecap.v6i1.7957

N. Yan, D. Li; G. Li and Z. Wang, A 77.1dB/108.9dB sndr dual-mode delta-sigma modulator, The 14th IEEE International New Circuits and Systems Conference, June 1-4, 2016.
http://dx.doi.org/10.1109/newcas.2016.7604759

C. Jabbour, H. Fakhoury, P. Loumeau and V. T. Nguyen, A Reconfigurable Low-pass/high-pass ΔΣ ADC Suited for a Zero-IF/low-IF Receiver, Analog Integrated Circuits and Signal Processing, vol. 79 Issue 3, June 2014, pp. 479–491.
http://dx.doi.org/10.1007/s10470-014-0289-x

P. Carbone, S. Kiaei and F. Xu, design, modeling and testing of data converters (Springer Science & Business Media, 2013).
http://dx.doi.org/10.1007/978-3-642-39655-7

L. Hongy, W. Yuan, J. Song and Z. Xing, An Improved Single-loop Sigma–delta Modulator for GSM Applications, Journal of Semiconductors, vol. 32, n. 9, september 2011.
http://dx.doi.org/10.1088/1674-4926/32/9/095009

R. Sebastian, B. R. Jose, S. T.K and J. Mathew, Based second order ∑Δ modulator for digital hearing aid applications, the 4th International Conference on Eco-friendly Computing and Communication Systems, Procedia Computer Science, Elsevier, November 274-281, 2015.
http://dx.doi.org/10.1016/j.procs.2015.10.088

L. Yao, M. Steyaert and W. M. C., low-power low-voltage sigma-delta modulators in nanometer cmos (Springer, 2006).
http://dx.doi.org/10.1007/1-4020-4140-3

M. Steyaert, A. Van Roermund and J. Huijsing, analog circuit design: structured mixed-mode design, multi-bit sigma-delta converters, short range rf circuits (Springer, 2002).
http://dx.doi.org/10.1007/0-306-47951-6_9

P. Malcovati, S. Brigati and F. Francesconi, Behavioral Modeling of Switched-capacitor Sigma–delta Modulators, IEEE Transactions on Circuits and Systems, vol. 50, no. 3, pp. 352-364, July 2003.
http://dx.doi.org/10.1109/tcsi.2003.808892

X. Li and M. Ismail, multi-standard cmos wireless receivers: analysis and design (Springer Science & Business Media, 2002).
http://dx.doi.org/10.1007/b117843

H. Konagaya, H. Lin, H. San, H. Kobayashi, K. Ando, H. Yoshida, C. Murayama and Y. Nisida, ΔΣad modulator for low power application, IEEE Asia pacific conference on circuits and systems, 1232-1235, 2008.
http://dx.doi.org/10.1109/apccas.2008.4746249

L. Dai and R. Harjani, CMOS Switched-Op-Amp-Based Sample-and-Hold Circuit, IEEE Journal of Solid-state Circuits, vol. 35, no. 1, pp. 109-113, January 2000.
http://dx.doi.org/10.1109/4.818927

A. Dendouga, N. Bouguechal, S. Kouda and et S. Barra, Modeling of a Second Order Non-ideal Sigma-delta Modulator, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering vol. 4 n. 8, pp. 1204-1209, August 2010.
http://dx.doi.org/10.1007/s10825-012-0409-8

W. Sin, S. Pan and R. Martins, Generalized low-voltage circuit techniques for very high-speed time-interleaved analog-to-digital converters (Springer, 2010).
http://dx.doi.org/10.1007/978-90-481-9710-1

G. Hueber and R.B. Staszewski, Multi-mode/multi-band rf transceivers for wireless communications: advanced techniques, architectures, and trends (Wiley-IEEE, 2011).
http://dx.doi.org/10.1002/9780470634455

A. Silva, J. Guilherme and N. Horta, Reconfigurable Multi-mode Sigma–delta Modulator for 4G Mobile Terminals, VLSI journal, vol. 42 n. 1, January 2009.
http://dx.doi.org/10.1016/j.vlsi.2008.07.004

J. M. de la Rosa, R. Schreier, K.P. Pun and S. Pavan, Next-Generation Delta-Sigma Converters: Trends and Perspectives, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 5, no. 4, pp. 484-499, December 2015.
http://dx.doi.org/10.1109/jetcas.2015.2502164

A. Russu, D. Rodriguez, and M. Ismail, Reconfigurable ADCs Enable Smart Radios for 4G Wireless Connectivity, IEEE Circuits and Devices Magazine vol. 22, Issue 3, pp. 6-11, July 2006.
http://dx.doi.org/10.1109/mcd.2006.1657844

M. M. Ayesh, S. Ibrahim and M. M. Aboudina, Design and analysis of a low-power high-speed charge-steering based Strong ARM comparator, The 28th IEEE International Conference on Microelectronics, december 209-2012, 2016.
http://dx.doi.org/10.1109/icm.2016.7847852

P. Varshney, M. Gupta and G. S. Visweswaran, Effect of finite amplifier gain, bandwidth, and non-idealities of switches in switched capacitor ladder circuits, The 5th WSEAS international conference on Instrumentation, measurement, circuits and systems, April 300-305, 2006, Hangzhou, China.
http://dx.doi.org/10.1109/iscas.1988.15443

H. Zumbahlen, linear circuit design handbook (Analog Devices, Newnes, 2008).

R. Del Río, CMOS cascade sigma-delta modulators for sensors and telecom: error analysis and practical design (Springer, 2006).
http://dx.doi.org/10.1007/1-4020-4776-2

B. Boser and B. Wooley, The Design of Sigma-delta Modulation Analog-to-digital Converters, IEEE Journal of solid-state circuits, vol. 23, n. 6, pp. 1298-1308, December 1988.
http://dx.doi.org/10.1109/4.90025

Y. Yang, System oriented delta sigma analog-to-digital modulator design for ultra-high precision data acquisition applications, Ph.D. dissertation, Dept. Elect. Com. Eng., Texas Univ., 1993.

H. Aminzadeh, R. Lotfi and K. Mafinezhad, Design of Low Power Single-stage Operational Amplifiers Based on an Optimized Settling Model, Analog integrated circuits and signal processing, Springer, vol. 58, n. 2, pp. 153-160, February 2009.
http://dx.doi.org/10.1007/s10470-008-9226-1

A. Rodríguez-Vázquez, F. Medeiro and E. Janssens, cmos telecom data converters (Springer, 2003).
http://dx.doi.org/10.1007/978-1-4757-3724-0

M. Fakhfakh, Y. Cooren, A. Sallem, M. Loulou and P. Siarry, Analog Circuit Design Optimization Through the Particle Swarm Optimization Technique, Analog Integrated Circuits and Signal Processing, vol. 63, issue 1, pp.71–82, April 2010.
http://dx.doi.org/10.1007/s10470-009-9361-3

S. K. Nathany, Design of 14-bit fully differential discrete time delta-sigma modulator, Ph.D. dissertation, Dept. Elect. Eng., New York, 2006.

Refbacks

There are currently no refbacks.

Username
Password
Remember me