Open Access Open Access  Restricted Access Subscription or Fee Access

Hardware Implementation of A New Symmetric Multilevel Inverter Structure with less Number of Power Switches

Lili Mohammadalibeigy(1*), Naziha Ahmad Azli(2)

(1) University Teknologi Malaysia (UTM), Malaysia
(2) University Teknologi Malaysia (UTM), Malaysia
(*) Corresponding author



Multilevel inverters operate by synthesizing a desired voltage level in the output by using several DC sources in the input. Increasing the number of levels in the output leads to smaller output voltage steps, lower dv/dt, lower di/dt, less stress on the power devices, lower switching losses and less total harmonic distortion. With these characteristics, multilevel inverters are suitable in high power and high voltage applications. The main problem of multilevel inverters however is the high power switches count requirement. This paper proposes a new symmetric multi-level inverter structure with reduced number of power switches which in turn reduces the control complexity. It is capable of providing the desired output voltage levels, which in this paper an output of nine levels is considered but can be simply extended to higher levels depending on the application. A modified Pulse Width Modulation (PWM) control method with less number of carrier signals is also introduced for the new multilevel inverter structure. The performance of the proposed nine-level as established through simulation and experimental study is found to be in accordance to the theoretical perspective.
Copyright © 2014 Praise Worthy Prize - All rights reserved.


Multilevel Inverter; Power Switches; Structure; PWM

Full Text:



Babaei, E.: 'A cascade multilevel converter topology with reduced number of switches', IEEE Trans. Power Electron., 2008, 23, (6), pp. 2657 – 2664

Babaei, E., Hosseini, S.H.: 'New cascaded multilevel inverter topology with minimum number of switches', Elsevier J. Energy Convers. Manage., 2009, 50, (11), pp. 2761 – 2767

Janjamraj, N., Oonsivilai, A., Review of multilevel converters/inverters, (2013) International Review of Electrical Engineering (IREE), 8 (2), pp. 514-527.

Parvulescu, L., Floricau, D., Covrig, M., Comparison of five level active neutral point clamped derived converters, (2011) International Review of Electrical Engineering (IREE), 6 (5), pp. 2100-2105.

Minshull, S.R., Bingham, C.M., Stone, D.A., Foster, M.P.: 'Frequency reduction schemes for back-to-back connected, diode-clamped multilevel converters', IET Power Electron., 2010, 3, (1), pp. 65 – 74

Lai, J.S., Peng, F.Z.: 'Multilevel converters: a new breed of power inverters', IEEE Trans. Ind. Appl., 1996, 32, (3), pp. 509 – 517

Nabae, A., Takahashi, I., Akagi, H.: 'A new neutral-point- clamped PWM inverter', IEEE Trans. Ind. Appl., 1981, IA-17, (5), pp. 518 – 523

Meynard, T. A., Foch, H.: 'Multi- level conversion: High voltage choppers and voltage-source inverters', Proc. PESC, 1992, pp. 397 – 403

Siviko.O.: ' Practical Result of Five-level Flying Capacitor Inverter, Alta Politechnica, vol. 50, no. 6, pp. 74–80, 2010

Franquelo, L.G., Rodriguez, J., Leon, J.I., Kouro, S., Portillo, R.C., Prats, M.A.M.: 'The age of multilevel converter arrives', IEEE Ind. Electron. Mag., 2008, 2, (2), pp. 28 – 39

Rodriguez, J., Franquelo, L.G., Kouro, S., et al. : 'Multilevel converters: an enabling technology for high power applications', Proc. IEEE, 2009,97, (11), pp. 1786 – 1817

Feng, C., Liang, J., Agelidis, V.G.: 'Modified phase-shifted PWM control for flying capacitor multilevel converters', IEEE Trans. Power Electron., 2007, 22, (1), pp. 178 – 185,

Martins, G. M., Pomilio, J. A., uso, S. B., and Spiazzi, G.: 'Three-phase low- frequency commutation inverter for r enewable energy systems', IEEE Trans. I nd. Electron., vol. 53, no. 5, pp. 1522–1528, Oct. 2006.

Teodorescu, R., laabjerg, F. BPedersen, J. K., C engelci, E., and Enjeti, P. N.: 'Multilevel inverter by cascading industrial VSI',IEEE Trans. I nd. Electron., vol. 49, no. 4, pp. 832–838, Aug. 2002.

Gnana Prakash, Balamurugan M, Umashankar S: 'A New Multilevel Inverter with Reduced Number of Switches', International Journal of Power Electronics and Drive System (IJPEDS) Vol. 5, No. 1, July 2014, pp. 63~70 ISSN: 2088-8694

Perantzakis, G. S., Xepapas, F. H., and Manias, S. N.: 'A novel four-level voltage source inverter-influence o f switching strategies on the distribution of power losses',IEEE Trans. Power Electron., vol. 22, no. 1, pp. 149–159, Jan. 2007.

Mondal,G., Gopakumar, K., Tekwani, P. N., and Levi, E.: 'A reduced- switch-count five-level inverter with common-mode vo ltage elimination for an open-end winding induction motor drive', IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2344–2351, Aug. 2007.

Beser,E., Arifoglu,B., Camur, S., and B eser, E. K.: 'Design and appli- cation o f a single phase multilevel inverter suitable for u sing as a volt- age h armonic source', J. Power Electron., vol. 10, no. 2, pp. 138–145, Mar. 2010.

Babaei, E., Moeinian,MS.: 'Asymmetric cascaded multilevel inverter with charge balance control of a low resolution symmetric subsystem', Energy Conversion and Management., pp. 2272–2278,2010.

S. Lu, S. Marieethoz, and K. A. Corzine, "Asymmetrical cascade multilevel converters with non integer or dynamically changing dc voltage ratios: Concepts and modulation techniques," IEEE Trans. I nd. Electron., vo l. 57, no. 7, pp. 2411–2418, Jul. 2010.

Ebrahimi,J.,Babaei, E.: 'A New Multilevel Converter Topology With Reduced Number of Power Electronic Components', IEEE Trans. Industrial Electron., 2012, vol.50, no.10, pp. 655 – 667

Babaei,E.: 'Optimal topologies for cascaded sub-multilevel converters',J. Po wer Electron., vol. 10, no. 3, pp. 251–261, May 2010.

Song,S. G., Kang,F. S, and Park,S. J.: 'Cascaded multilevel inverter employ ing three-phase transformers and single d c input',IEEE Trans. Ind. Electron., vol. 56, no. 6, pp. 2005–2014, Jun. 2009.

Barbosa,P., Steimer, P., Steinke, J., Mey senc, L., Winkelnkemper,M., and Celanov ic,N.: 'Active neutral-point-clamped multilevel converters',in Proc. I EEE 36th Power Electron Spec. Conf., 2005, pp. 2296–2301.

Gonzalez,S. A., Valla, M. I., and Christiansen,C. F.: 'Analysis o f a cascade asymmetric topology for m ultilevel converters',in Proc. I EEE ISIE, 2007, pp. 1027–1032.

Lezana,P. and Rodriguez, J.: 'Mixed multicell cascaded multilevel in- ve rter',in Proc. I EEE ISIE, 2007, pp. 509–514.

Stala, R.: 'Application o f b alancing circuit for d c-link voltages balance in a single-phase diode-clamped inverter with two three-level leg s',IEEE Trans. I nd. Electron., vol. 58, no. 9, pp. 4185–4195, Sep. 2011.

Farhadi,M.,Babaei, E.: 'A Generalized Cascaded Multilevel Inverter Using Series Connection of Sub multilevel Inverters', IEEE Trans. Power Electron., 2013, 28, (2), pp. 625 – 636

Khomfoi, S.; Aimsaard, C.; "A 5-level cascaded hybrid multilevel inverter for interfacing with renewable energy resources," Electrical Engineering/Electronics, Computer, Telecommunications and Technology, 2009. ECTI-CON 2009. 6th International Conference on, vol.01, no., pp.284-287, 6-9 May 2009.

Satish Kumar, P., Amarnath, J., Narasimham, S.V.L., An analytical space-vector PWM method for Multi-level inverter based on two-level inverter, (2010) International Review on Modelling and Simulations (IREMOS), 3 (1), pp. 1-9.

Mohammed, B.S., Ibrahim, R.B., Perumal, N., Rama Rao, K.S., Comparison of multi-carriers based PWM for multilevel converters, (2014) International Review on Modelling and Simulations (IREMOS), 7 (3), pp. 363-378.

Alexander, S.A., Manigandan, T., Modelling and simulation of artificial neural network based harmonic elimination technique for solar-fed cascaded multilevel inverter, (2013) International Review on Modelling and Simulations (IREMOS), 6 (4), pp. 1048-1055.

Johnson, U.R., Natarajan, S.P., Padmathilagam, V., New PWM strategies for single phase asymmetrical multilevel inverter, (2013) International Review on Modelling and Simulations (IREMOS), 6 (4), pp. 1042-1047.

Veerakumar, S., Nirmal Kumar, A., Rajesh, T., Compact cascaded H-bridge multilevel inverter with single DC source for pure electric vehicle, (2013) International Review on Modelling and Simulations (IREMOS), 6 (5), pp. 1401-1409.

Hashem, G.M., Hossam, R.M., Selective Harmonic Elimination PWM for cascaded multilevel inverter based genetic algorithm and newton raphson: A comparison study, (2013) International Review on Modelling and Simulations (IREMOS), 6 (5), pp. 1393-1400.

Valan Rajkumar, M., Manoharan, P.S., Modeling, simulation and harmonic reduction of three-phase multilevel cascaded inverters with SVPWM for photovoltaic system, (2013) International Review on Modelling and Simulations (IREMOS), 6 (2), pp. 342-350.

Omar, R., Rasheed, M., Sulaiman, M., Fundamental studies of a three phase cascaded H-bridge and diode clamped multilevel inverters using Matlab/Simulink, (2013) International Review of Automatic Control (IREACO), 6 (5), pp. 618-625.

Nagarajan, R., Saravanan, M., Comparison of PWM control techniques for cascaded multilevel inverter, (2012) International Review of Automatic Control (IREACO), 5 (6), pp. 815-828.


  • There are currently no refbacks.

Please send any question about this web site to
Copyright © 2005-2022 Praise Worthy Prize