Open Access Open Access  Restricted Access Subscription or Fee Access

High-Performance Hardware Interpolation Architecture for High Efficiency Video Coding Decoder

Lella Aicha Ayadi(1*), Nihel Neji(2), Hassen Loukil(3), Mouhamed Ali Ben Ayed(4), Nouri Masmoudi(5)

(1) Electronics and Information Technology Laboratory, University of Sfax, National School of Engineering, Tunisia
(2) Electronics and Information Technology Laboratory, University of Sfax, National School of Engineering, Tunisia
(3) Electronics and Information Technology Laboratory, University of Sfax, National School of Engineering, Tunisia
(4) Electronics and Information Technology Laboratory, University of Sfax, National School of Engineering, Tunisia
(5) Electronics and Information Technology Laboratory, University of Sfax, National School of Engineering, Tunisia
(*) Corresponding author


DOI: https://doi.org/10.15866/irecos.v11i9.9753

Abstract


The fractional sample interpolation process is one of the most computationally intensive parts of video decoder based on High Efficiency Video Coding (HEVC) standard. Therefore, in this paper, we propose high performance hardware interpolation architecture for inter-prediction which is useful for motion compensation (MC) module in the HEVC decoder. For this component, we propose a highly parallel architecture and a pipelined hardware implementation achieving 8×8 Prediction Unit (PU) interpolation in only 30 clock cycles. Experimental results show that our architecture can achieve up to 3.2 pixels/cycle at 125 MHz on field-programmable gate array technology (FPGA) and the corresponding performance can support the processing of Quad Full High Definition (QFHD, 3840×2160)@30 fps. The gate count of the resulting Application-Specific Integrated Circuit (ASIC) implementation in 65 nm technology is 36.7 k.
Copyright © 2016 Praise Worthy Prize - All rights reserved.

Keywords


High Efficiency Video Coding; Hardware Implementation; Interpolation; Motion Compensation

Full Text:

PDF


References


G. J. Sullivan, J. R. Ohm, W. J. Han, T. Wiegand, Overview of the high efficiency video coding (HEVC) standadrd, (2012) IEEE Trans. Circuits Syst. Video Techno, 22 (12), pp. 1649–1668.
http://dx.doi.org/10.1109/tcsvt.2012.2221191

Bross, B., Han, W.J., Ohm, J.R., Sullivan, G.J, Wang,Y.K., Wiegand, T.: ‘High Efficiency Video Coding (HEVC) Text Specification Draft 10’, JCTVC-L1003, Feb 2013
http://dx.doi.org/10.1109/tcsvt.2012.2221191

L. Shen, Z. Liu, X. Zhang, W. Zhao, Z. Zhang, An Effective CU Size Decision Method for HEVC Encoders, (2013) Multimedia, IEEE Transactions on, 15 (2), pp. 465-470.
http://dx.doi.org/10.1109/tmm.2012.2231060

G. Pastuszak, M. Jakubowski, Adaptive Computationally Scalable Motion Estimation for the Hardware H.264/AVC Encoder, (2013) IEEE Transactions on Circuits and Systems for Video Technology, 23 (5), pp. 802-812.
http://dx.doi.org/10.1109/tcsvt.2012.2223791

G. Pastuszak, M. Jakubowski, Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder, (2015) Journal Of Signal Processing Systems, pp. 391–402.
http://dx.doi.org/10.1007/s11265-015-1021-5

K. Ugur, A. Alshin, E. Alshina, F. Bossen, W. J. Han, G. H. Park, J. Lainema, Motion Compensated Prediction and Interpolation Filter Design in H.265/HEVC, (2013) IEEE Journal Of Selected Topics In Signal Processing, 7 (6), pp. 946-956.
http://dx.doi.org/10.1109/jstsp.2013.2272771

Guo, Z., Zhou, D., Goto, S., An optimized MC interpolation architecture for HEVC, IEEE International Conference on Acoustics, Speech and Signal Processing (Page: 1117 Year of Publication: 2012 ISBN: 978-1-4673-0044-5).
http://dx.doi.org/10.1109/icassp.2012.6288083

Kalili, E., Adibelli, Y., Hamzaoglu, I., A Reconfigurable HEVC Sub-Pixel Interpolation Hardware, IEEE Int. Conference on Consumer Electronics (Page: 125 Year of Publication: 2013 ISBN: 978-1-4799-1411-1).
http://dx.doi.org/10.1109/icce-berlin.2013.6698023

X. Jin, K. Ryoo, An Efficient Interpolation Hardware Architecture for HEVC Inter-Prediction Decoding, (2013) Journal of information and communication convergence engineering, 11 (2), pp. 118-123.
http://dx.doi.org/10.6109/jicce.2013.11.2.118

Huang, C.T., Juvekar, C. Tikekar, M., Chandrakasan, A.P., HEVC Interpolation filter architecture for Quad Full HD Decoding, IEEE Visual Communications and Image Processing Conference (Page: 1 Year of Publication: 2013 ISBN: 978-1-4799-0288-0 ).
http://dx.doi.org/10.1109/vcip.2013.6706371

Diniz, C. M., Shafique, M., Bampi, S., Henkel, J., High- Throughput Interpolation Hardware Architecture with Coarse- Grained Reconfigurable Datapaths for HEVC, IEEE Int. Conference on Image Processing (Page: 2091 Year of Publication: 2013 ISSN: 1522-4880).
http://dx.doi.org/10.1109/icip.2013.6738431

Kalili, E., Hamzaoglu, I., A Low Energy Hevc Sub-Pixel Interpolation Hardware, IEEE International Conference on Image Processing (Page: 1218 Year of Publication: 2014 ISSN: 1522-4880).
http://dx.doi.org/10.1109/icip.2014.7025243

C. M. Diniz, M. Shafique, S. Bampi, J. Henkel, A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding, (2015) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 34, (2), pp.238­25.
http://dx.doi.org/10.1109/tcad.2014.2384517

Pastuszak, G., Trochimiuk, M., Architecture Design and Efficiency Evaluation for the High­Throughput Interpolation in the HEVC Encoder, Digital System Design (DSD), Euromicro Conference on (Page: 423 Year of Publication: 2013 INSPEC: 13848381).
http://dx.doi.org/10.1109/dsd.2013.53

He, G., Zhou, D., Chen, Z., Zhang, T., Goto, S., A 995Mpixels/s 0.2nJ/pixel fractional motion estimation architecture in HEVC for Ultra­HD, IEEE Asian Solid­State Circuits Conference (A­SSCC) (Page: 301 Year of Publication: 2013 ISBN: 978-1-4799-0277-4).
http://dx.doi.org/10.1109/asscc.2013.6691042

G. He, D. Zhou, Y. Li, Z. Chen, T. Zhang, S. Goto, High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding, (2015) IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 23 (12), pp. 3138- 3142.
http://dx.doi.org/10.1109/tvlsi.2014.2386897

G. Pastuszak, M. Trochimiuk, Algorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder, (2015) Journal of Real-Time Image Processing, pp. 1-13
http://dx.doi.org/10.1007/s11554-015-0516-4

Lian, X., Zhou, W., Duan, Z., Li, R.: ‘An efficient interpolation filter VLSI architecture for HEVC standard’, IEEE China Summit & International Conference on Signal and Information Processing (China SIP) (Page: 384 Year of Publication: 2014 ISBN: 978-1-4799-5401-8).
http://dx.doi.org/10.1109/chinasip.2014.6889269

W. Zhou, X. Zhou, X. Lian, Z. Liu, X. Liu, An efficient interpolation filter VLSI architecture for HEVC standard, (2015) EURASIP Journal on Advances in Signal Processing, pp. 1-12.
http://dx.doi.org/10.1109/icassp.2015.7178141

Afonso, V., Maich, H., Agostini, L., Franco, D., Low cost and high throughput FME interpolation for the HEVC emerging video coding standard, IEEE Fourth Latin American Symposium on Circuits and Systems (LASCAS) (Page: 1 Year of Publication: 2013 ISBN: 978-1-4673-4897-3).
http://dx.doi.org/10.1109/lascas.2013.6519017

Dhahri, S., Zitouni, A., Torki, K., An Adaptive Motion Estimator Design for High Performances H.264/AVC Codec, (2013) International Review of Automatic Control (IREACO), 6 (2), pp. 221-227.

Bahri, N., Werda, I., Grandpierre, T., Ben Ayed, M., Masmoudi, N., Akil, M., Optimizations for Real-Time Implementation of H264/AVC Video Encoder on DSP Processor, (2013) International Review on Computers and Software (IRECOS), 8 (9), pp. 2025-2035.

Feki, O., Grandpierre, T., Masmoudi, N., Akil, M., Optimized Implementation of H.264/AVC Motion Estimation on a Mixed Architecture Using SynDEx-Mix, (2016) International Review on Computers and Software (IRECOS), 11 (5), pp. 395-402.
http://dx.doi.org/10.15866/irecos.v11i5.8764

F. Bossen, B. Bross, K. Suhring, D. Flynn, HEVC Complexity and Implementation Analysis, (2012) IEEE Transactions on Circuits and Systems for Video Technology, 22 (12), pp. 1685-1696.
http://dx.doi.org/10.1109/tcsvt.2012.2221255

‘High Efficiency Video Coding Test Model (HM) 10.0’, https://hevc.hhi.fraunhofer.de/trac/hevc/browser/tags/HM-10.0, accessed 1 September 2013
http://dx.doi.org/10.1109/telfor.2015.7377566

Correa, G., Assuncao, P., Agostini, L., da Silva Cruz, L.A., A method for early-splitting of HEVC inter blocks based on decision trees, 22nd European Signal Processing Conference (EUSIPCO) (Page: 276 Year of Publication: 2014 ISSN: 2219-5491).
http://dx.doi.org/10.1109/vcip.2014.7051505

‘Multiplexed Multiplier Block Generator’, http://www.spiral.net/hardware/mmcm.html, accessed 3 October 2014
http://dx.doi.org/10.7554/elife.03700.025

P. Tummeltshammer, J. C. Hoe, M. Puschel, Time- multiplexed multiple-constant multiplication, (2007) IEEE Trans. Comput. Aided Design Integr. Circuits Syst., 26 (9), pp. 1551–1563.
http://dx.doi.org/10.1109/tcad.2007.893549

‘Zynq®-7000 All Programmable SoCs’, http://www.xilinx.com/publications/prod_mktg/zynq7000/Zynq-7000-combined-product-table.pdf, accessed 2 February 2015
http://dx.doi.org/10.1109/fpl.2016.7577301


Refbacks

  • There are currently no refbacks.



Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2022 Praise Worthy Prize