Implementation on FPGA Circuit of the Medical Image Processing Algorithms within the Framework of Assistance to the Medical Diagnosis

Youcef Ghelamallah; D. Chalabi; A. Saïdane; Z. Chalabi

doi:10.15866/irecos.v10i10.7155

Implementation on FPGA Circuit of the Medical Image Processing Algorithms within the Framework of Assistance to the Medical Diagnosis

Youcef Ghelamallah^(1*), D. Chalabi⁽²⁾, A. Saïdane⁽³⁾, Z. Chalabi⁽⁴⁾

^(*) Corresponding author

Authors' affiliations

DOI: https://doi.org/10.15866/irecos.v10i10.7155

Abstract

The main interest of this paper is the classification Algorithms of a Magnetic Resonance Imaging (MRI) of the human brain developed in a Very High speed integrated circuit of Description Language (VHDL) in order to implement it on Field Programmable Gate Array circuit (FPGA) within the framework of assistance to the diagnosis. Neuronal networks of a Learning Vector Quantization (LVQ) type were used. The training of LVQ is done in MATLAB in order to exploit synoptic weights of the neurons as a database for classification algorithm which will be implemented on cyclone II FPGA circuit of Altera development card (DE2). The purpose of this work is to achieve a real time hardware implementation with higher performance in both size and speed.
Copyright © 2015 Praise Worthy Prize - All rights reserved.

Keywords

Classification; FPGA; Medical Image Processing; Neuronal Networks; VHDL

Full Text:

PDF

References

Arbib, M. A, The Encyclopedia of Artificial Intelligence, Schema Theory. In S.C. Shapiro (ed.), 2nd ed, (1992), pp. 1427-1443.

Maurcio kugler, Heitor S. Lopes, A Configware Approach for the implemenation of a LVQ Neural Network, International Journal of Computational Intelligence Research ,ISSN 0973-1873 Vol.3, No.1(2007), pp.21-25.
http://dx.doi.org/10.5019/j.ijcir.2007.79

Robert L.Popp; David J. Montana; Richard R. Gassner; Gordon Vidaver, and Suraj Iyer, S. Automated hardware design using genetic programming, VHDL, and FGAs, international conference on Measuring Technology and Machanics Automation,2009, IEEE conference publications, Vol.3,2009, pp. 365-369.

Xie Weikun and Zhang Huibin, Zhang Qiuli, Testing FPGA Devices on an Automatic Test Equipment, Information and Automation (ICIA),IEEE conference publications, 26-28 august 2013, pp 65-70.
http://dx.doi.org/10.1109/icinfa.2013.6720271

M.Kugler, H.S.Lopes , Using a chain of LVQ neural networks for pattern recognition of EEG signals related to intermittent photic-stimulation, In: Proc. VII Brazilian Symposium on Neural Networks, IEEE Computer Society, Los Alamitos (2002), pp. 173-177.
http://dx.doi.org/10.1109/sbrn.2002.1181465

T.Olmez, Z.Dokur, Classification of heart sounds using an artificial neural network, Pattern Recognition Letters 24, 2003, pp. 617-629.
http://dx.doi.org/10.1016/s0167-8655(02)00281-7

Krasňanský, R., Dvorščák, B., Hardware Implementation of Model-Based Control Algorithm Using FPGA Technology, (2015) International Review of Automatic Control (IREACO), 8 (1), pp. 23-31.
http://dx.doi.org/10.15866/ireaco.v8i1.4265

Kohonen T., Self-Organizing Maps, Springer, 1995, pp. 203–217.
http://dx.doi.org/10.1007/978-3-642-97966-8_6

A.Cédric ,B.Torsten, P.Vlad, V.Michel and T.Jean-Philippe, Supervised nonparametric theoretic classification , international ICPR 2004 Proceedings 17th Conference one Pattern Rcognition , Cambridge ,vol .3, 23-26 August, pp. 414-417

CeZhu,W.Jun and W.Taijun , Analysis of learning vector quantization algorithms for pattern classification, International Conference on Acoustics, Speech and Signal Processing IEEE, ICASSP-95, vol. 5, 9-12 May 1995, pp. 3471-3474.
http://dx.doi.org/10.1109/icassp.1995.479733

P.Tarroux and P.Vincens, Adaptive Methods of images Classification of History of Breast Tumours, Collection Directed by Degoulet,P. and M.Fieschi(Eds.).Paris Springer-Verlag France, 1992.

C.Andras, Vector quantization and image compression: Medical images application. Ph.D Thesis (order No.2142), Rennes1 University of Bretagne, France, 1999

Q.Andre and R.Emanuel ,comparison of methods of classification: Application to the identification of underwater ferromagnetic objects , Electronic and Data-Processing Department Military Technical Academy ,Buccarest ,Romania.Processing of the signal, vol. 15 n .3, ,(1998), PP. 185-195.

C.E. Cox, W.E. Blanz GANGLION, A Fast Field-Programmable Gate Array Implementation of a Connectionist Classifier, IEEE Journal of Solid-State Circuits, vol. 27 n. 3, March 1992, pp. 288-299.(13)
http://dx.doi.org/10.1109/4.121550

M.van Daalen, P. Jeavons, J. Shaw-Taylor , A Stochastic Neural Architecture that Exploits Dynamically Reconfigurable FPGAs, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa, California, USA, April 1993, pp. 202-211.
http://dx.doi.org/10.1109/fpga.1993.279462

Anarta Ghosha, Michael Biehla, Barbara Hammer, Performance analysis of LVQ algorithms: a statistical physics approach, .Neural Networks, vol. 19 n. 6–7, July–August 2006, pp. 817–829.
http://dx.doi.org/10.1016/j.neunet.2006.05.010

A. Hasnat1, S. Halder , A. Hoque, D. Bhattacharjee, M. Nasipuri, A fast FPGA based architecture for measuring the distance between two color images using manhattan distance metric, International Journal of Electronics and Communication Engineering & Technology (IJECET), vol. 4 n. 3,May – June (2013).

Brindha, R., Ganapathy, V., Apna Priya, S., Naveenkumar, C., Design and implementation of FPGA based fuzzy controller for VIENNA Rectifier, (2014) International Review on Modelling and Simulations (IREMOS), 7 (3), pp. 387-393.

Udaya Kumar, N., Krishna Rao V., E., Madhavi Latha, M., Multi Directional Wavelet Filter Based Region of Interest Compression for Low Resolution Images, (2015) International Journal on Communications Antenna and Propagation (IRECAP), 5 (2), pp. 54-62.
http://dx.doi.org/10.15866/irecap.v5i2.4554

Divya Navamani, J., Lavanya, A., Vijayakumar, K., Implementation of voltage controlled multi device interleaved boost converter using FPGA, (2014) International Review on Modelling and Simulations (IREMOS), 7 (3), pp. 422-427.

Bharatiraja, C., Latha, R., Dash, S.S., Gulati, R., Sharma, P.V., A 3D-SVPWM algorithm design and its FPGA IP-core implementation for MLIS operating over a wide modulation range, (2013) International Review of Electrical Engineering (IREE), 8 (3), pp. 947-961.

Edwin Deepak, F.X., Rajasekaran, V., Ranjitha, R., FPGA implementation of Z-source multilevel inverter fed induction motor drives, (2014) International Review of Electrical Engineering (IREE), 9 (4), pp. 735-742.
http://dx.doi.org/10.15866/iree.v9i4.2248

Krim, S., Gdaim, S., Mtibaa, A., Mimouni, M.F., Real time implementation of high performance’s direct torque control of induction motor on FPGA, (2014) International Review of Electrical Engineering (IREE), 9 (5), pp. 919-929.
http://dx.doi.org/10.15866/iree.v9i5.3664

Saidi, S., Chebbi, S., The control of an induction generator connected to an electrical network by FPGA, (2013) International Review of Electrical Engineering (IREE), 8 (1), pp. 136-143.

Beydoun, A., Sharafeddine, Y., Alaeddine, H.H., Rachini, A., Khalil, F., Beydoun, B., Optimization and implementation of acoustic Echo canceller based on LMS algorithm using FPGA, (2014) International Journal on Communications Antenna and Propagation (IRECAP), 4 (6), pp. 234-243.
http://dx.doi.org/10.15866/irecap.v4i6.4792

Ayyakrishnan, M., Manikandan, V., Comparison of fuzzy and FPGA based fault tolerant schemes for four switch space vector PWM inverters, (2013) International Review of Electrical Engineering (IREE), 8 (5), pp. 1395-1402.

Benhadjyoussef, N., Elhadjyoussef, W., Machhout, M., Tourki, R., Hardware implementations of AES algorithm for 32-bit embedded system, (2013) International Review on Modelling and Simulations (IREMOS), 6 (1), pp. 277-283.

Refbacks

There are currently no refbacks.

Username
Password
Remember me