Test Data Compression Using Multiple Run Length Code Technique

B. Manjurathi; R. Hari Kumar; P. Nirmal Kumar

doi:10.15866/irecos.v9i1.1050

Test Data Compression Using Multiple Run Length Code Technique

B. Manjurathi^(1*), R. Hari Kumar⁽²⁾, P. Nirmal Kumar⁽³⁾

^(*) Corresponding author

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)

Abstract

System on chip is challenging, for both design and testing engineers due to its increase in power consumption. In test mode, the volume of the test data is extremely high when compared to normal mode, the switching activity which takes place between the test data thereby increases power consumption. The proposed technique includes hamming distance reordering of original test data, Column wise bit filling, difference vector technique and multiple run length code technique. It improves the compression ratio and reduces the average power and peak power of MINTEST test sets of ISCAS’89 benchmark circuits
Copyright © 2014 Praise Worthy Prize - All rights reserved.

Keywords

CBF; Don’t Care Bit Filling Technique; Hamming Distance Reordering; Multiple Run Length Code Technique

Full Text:

PDF

References

R. Chandramouli, and S. Pateras, Testing Systems On a Chip, IEEE Spectrum, pp. 42-47, Nov.1996.

Y. Zorian, E.J. Marinissen, and S. Dey, Testing Embedded- Core Based system chips, Proc. Of Int. Test Conf., pp. 130-143,1998.

Aiman El-Maleh and R. Al-Abaji., Extended frequency-directed run-length code with improved application to system-on-a-chip test data compression, Proc. Int. Conf: on Electronics, Circuits and Systems,2002, 2:449-452.

Nur A. Tauba, Survey of Test Vector Compression Techniques”, IEEE transaction Design & Test of Computers, july 2006.

Usha Mehta, K. S Dasgupta, N.M. Devashrayee., Weighted Transition based Reordering, Columnwise Bit filling and difference vector- A power aware test data compression method, VLSI Design journal, Hindawi publications, special issue on CAD for gigascale soc design and verification solutions.

Anshuman Chandra and K. Chakrabarty., Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding, DATE '2001: conference on Design, automation and test in Europe.

Anshuman Chandra and Krishnendu Chakrabarty., System-on-a-chip test data compression and decompression architectures based on Golomb Codes, IEEE transaction on Computer-Aided design of Integrated circuits and systems, Vol 20, March 2001.

A Chandra and K. Chakrabarty., Frequency- Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression, 2001 in the Proceedings of the 19th IEEE VLSI Test Symposium.

A Chandra and K. Chakrabarty, Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes, 2003 IEEE Transactions on Computers, Volume 52 Issue 8,.

A Chandra and K. Chakrabarty., Reduction of SOC test data volume, scan power and testing time using alternating run-length codes, DAC '02: Proceedings of the 39th conference on Design automation.

J. Feng and G. Li, A Test Data Compression Method for System-on-a- Chip 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications.

U. Mehta, K. Dasgupta, and N. Devashrayee, Run length based test data compression techniques: How far from entropy and power bounds, An Open Access International Journal ”VLSI Design”, vol. 2010, no. Artical ID 670476, pp. 1–8, January 2010.

Mehrdad Nourani and Mohammad Tehranipour, RL-Huffman Encoding for Test Compression and Power Reduction in Scan Application, 2005, ACM Trans. Design Automat. Electron. Syst., Vol. 10(1), pp. 91–115.

U. Mehta, K. Dasgupta, and N. Devashrayee Hamming distance based reordering and column wise bit stuffing with difference vector: A better scheme for test data compression with run length based codes, Proceedings of 23rd International Conference on VLSI Design (VLSID 10). Bangalore: IEEE, 2010, pp. 33–38.

U. Mehta, K. Dasgupta, and N. Devashrayee, Hamming distance based 2-D reordering with power efficient dont care bit filling optimizing the test data compression method. Tampare, Finland: 9th International Symposium on System-on-Chip, 2010, pp. 1–7.

U. Mehta, K. Dasgupta, and N. Devashrayee, Artificial intelligence based scan vector reordering for capture power minimization. Proceedings of (IEEE) International Symposium on (VLSI) ISVLSI-11, June 2011, p. communicated.

S. Kundu and S. Chattopadhyay, Efficient don’t care filling for powerreduction during testing, Proceedings of IEEE International Conference On Advances In Recent Technologies In Communication And Computing, pp. 319–323, 2009.

Deepika Sharma and et al., Test data volume minimization using Double hamming Distance Reordering with Mixed RL- Huffman based compression scheme for system on chip, Nirma University International Conference on Engineering 2012.

Wang, W., Kuang, J., You, Z., Low power compression in linear decompressor-based test compression environment, (2011) International Review on Computers and Software (IRECOS), 6 (4), pp. 550-554.

Tan, H., Chen, F., Hao, Z., Test data compression using XOR operation of test pattern and test response, (2012) International Review on Computers and Software (IRECOS), 7 (2), pp. 797-801.

Refbacks

There are currently no refbacks.

Username
Password
Remember me