Design of High Speed Serial-Serial Multiplier for OFDM Applications

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


Delays associated with high density multipliers are typically large and it is the main drawback of high frequency data manipulation. Optimizing the speed and area of the multiplier is a major design issue. A High Speed Serial-Serial Multiplier (HS-SSM) using half grid cycle for Ortho Frequency Division Multiplexing (OFDM) is proposed. In half grid cycling the data is fed at the input both during positive and negative edge of the clock. So more than one partial product is computed in each cycle. The computation of more than one partial product in each cycle reduces total delay of multiplication. The proposed HS-SSM and state-of the art multipliers are designed using VHDL coding and simulated using ALTERA QUARTUS II. The experimental results revealed that the proposed HS-SS multiplier performed better in terms of delay reduction. This accounts for the best Power Delay Product (PDP) and Area Delay Product (ADP) of the proposed multiplier. A HS-SS multiplier using half grid technique is proposed. Extensive comparison with the conventional and state-of-the art designs revealed the best performance of the proposed serial multiplier in terms of delay and PDP reduction. An implementation of the proposed multiplier design in OFDM block for signal processing revealed its suitability for high speed application.
Copyright © 2013 Praise Worthy Prize - All rights reserved.


Flip Flop; Terms Generator; Multipliers; Partial Products; Latency

Full Text:



R.F. Lyon, Two’s compliment pipeline multipliers, IEEE Trans Commun., Vol .COM-24 no 4 pp 418-425, April 1976.

R.Gnanasekaran, On a bit- serial input and bit serial output multiplier IEEE Trans. Comput Vol C-32 no.9 pp 878 -880 Sept 1983.

L.Dadda, On Serial- input multipliers for two’s complement functions IEEE Trans. Comput Vol 38 no 9, pp 1341-1345 Sept 1989.

N.Kanapoulos, A bit serial architecture for digital signal processing, IEEE Trans. Circuits Sysf. Vol. CAS -32 no 3, pp 289-291 ,1985

A.D.Booth,A.D, A signed binary multiplication technique , Quarterly J.Mechan, Appl. Math. Vol 4, no 2, pp 236 -240, Aug 1951

R.Menon and D.Radhakrishanan, High Performance 5:2 compressor CMOS 4-2 and 5-2 compressor for fast arithmetic circuits IEEE Trans. Circuits Systs. I Reg Papers Vol 51, no 10, pp 1985 -1997, Oct 2004.

A.Aggoun, A.Ashur and M.K.Ibrahim, Area-time efficient serialserial multipliers, in Proc. IEEE Conf. Circuits Syst. (ISCAS), Geneva, Switzerland, 2000, pp. 585–588.

K.Z.Pekmestzi, P.Kalivas and N.Moshopoulos, Long unsigned number systolic serial multipliers and squarers, IEEE Trans. Circuits Syst. II, Brief Papers, Vol. 48, no. 3, pp. 316–321, Mar. 2001.

O.Nibouche, A.Bouridarie and M.Nibouche, New architectures for serial-serial multiplication, in Proc. IEEE Conf. Circuits Syst. (ISCAS), Sydney, Australia, 2001, Vol. 2, pp. 705–708.

M.R.Meher, C.C.Jong and C.H.Chang, A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, no. 10, pp no,1733-1745 October 2011.

P.Denyer and D.Renshaw, VLSI Signal Processing: A Bit-Serial Approach, Addison-Wesley, 1985.

S.Sunder, F.El-Guibaly and A.Antoniou, Two’s-complement fast serial-parallel multiplier, in Proc. Inst. Elect. Eng.—Circuits Devices Syst., Vol. 142, 1995.

I.Hussian and C.Prasanna Raj, Design and implementation of low power and high speed autocorrelator and CORDIC Architecture for OFDM, IACSIT International Journal of Engineering and Technology, Vol. 3, No. 3, 2011.

H.Saleh, A.H.Khalil, M.A.Ashour and A.Salama, Novel serial-parallel multipliers, IEEE Proc-Circuits Devices Syst., Vol. 148, no. 4, pp. 183–189, Aug. 2001.

Sriadibhatla Sridevi, Appsani V. V. S. Chowdary, Low Power Pilpelined FIR Filter with Enhanced Row Bypassing Multiplier, (2011) International Journal on Communications Antenna and Propagation (IRECAP), 1 (1), pp. 132-135.

Ghandi F. Manasra, Mais S. Ibrahim, Yaser H. Abdallah, Bit Error Rate Reduction Using Spatial-Temporal Diversity by Employing OFDM Techniques, (2011) International Journal on Communications Antenna and Propagation (IRECAP), 1 (4), pp. 353-365.

Mattera, D., Tanda, M., Preamble-based synchronization for OFDM/OQAM systems, (2011) European Signal Processing Conference, pp. 1598-1602.

Mattera, D., Tanda, M., Data-aided synchronization for OFDM/OQAM systems, (2012) Signal Processing, 92 (9), pp. 2284-2292.

Mattera, D., Tanda, M., A new method for blind synchronization for OFDM/OQAM systems, (2011) ISPA 2011 - 7th International Symposium on Image and Signal Processing and Analysis, art. no. 6046578, pp. 46-51.

Mattera, D., Tanda, M., Blind symbol timing and CFO estimation for OFDM/OQAM systems, (2013) IEEE Transactions on Wireless Communications, 12 (1), art. no. 6397549, pp. 268-277.

Mattera, D., Tanda, M., Bellanger, M., Frequency-spreading implementation of OFDM/OQAM systems, (2012) Proceedings of the International Symposium on Wireless Communication Systems, art. no. 6328353, pp. 176-180.


  • There are currently no refbacks.

Please send any question about this web site to
Copyright © 2005-2023 Praise Worthy Prize