Optimizations for Real-Time Implementation of H264/AVC Video Encoder on DSP Processor

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


Real-time H.264/AVC high definition video encoding represents a challenging workload to most existing programmable processors. The new technologies of programmable processors such as Graphic Processor Unit (GPU) and multicore Digital signal Processor (DSP) offer a very promising solution to overcome these constraints. In this paper, an optimized implementation of H264/AVC video encoder on a single core among the six cores of TMS320C6472 DSP for Common Intermediate Format (CIF) (352x288) resolution is presented in order to move afterwards to a multicore implementation for standard and high definitions (SD,HD).
Algorithmic optimization is applied to the intra prediction module to reduce the computational time. Furthermore, based on the DSP architectural features, various structural and hardware optimizations are adopted to minimize external memory access. The parallelism between CPU processing and data transfers is fully exploited using an Enhanced Direct Memory Access controller (EDMA). Experimental results show that the whole proposed optimizations, on a single core running at 700 MHz for CIF resolution, improve the encoding speed by up to 42.91%. They allow reaching the real-time encoding 25 f/s without inducing any Peak Signal to Noise Ratio (PSNR) degradation or bit-rate increase and make possible to achieve real time implementation for SD and HD resolutions when exploiting multicore features

Copyright © 2013 Praise Worthy Prize - All rights reserved.


H264/AVC Encoder; TMS320C6472 DSP; Algorithmic and Structural Optimizations; EDMA; Real Time

Full Text:



Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG, "Draft ITU-T Recommendation and Final Draft international Standard of Joint Video Specification (ITU-T Rec. H.264 ISO/IEC 14496-10 AVC)", JVT-G050, 2003.

T. Kim, J. Jeong, Fast Intra Mode Decision Using the Angle of the Pixel Differences along the Horizontal and Vertical Direction for H.264/AVC, Advances in Visual Computing, Lecture Notes in Computer Science, Springer, Volume 7432, 2012, pp 648-656.

A. Elyousfi, A. Tamtaoui and E. Bouyakhf, A New Fast Intra Prediction Mode Decision Algorithm for H.264/AVC Encoders, International Journal of Electrical and Electronics Engineering 4:1 2010.

F. Pan, X. Lin, S. Rahardja, K. P. Lim, Z. G. Li, D. Wu, S. Wu, Fast mode decision algorithm for intra prediction in H.264/AVC video coding, IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 7, pp. 813-822, July 2005.

C. Cheng and T. Chang, Fast Three Step Intra Prediction Algorithm for 4x4 blocks in H.264, Proc. IEEE Canadian Conference on Electrical and Computer Engineering, pp1981-1984, May 2003.

J. S. Park and H. J. Song, Fast selective intra mode decision H.264/AVC, IEEE Consumer Communications and Networking Conference, Vol.2, pp.1068-1072 Jan. 2006.

D. Quan and Y. S. Ho, Categorization for Fast Intra Prediction Mode Decision in H.264/AVC, IEEE Transactions on Consumer Electronics, Vol. 56, No. 2, May 2010.

Y. H. Huang, T. S. O, and H. H. Chen, Fast Decision of Block Size, Prediction Mode, and Intra Block for H.264 Intra Prediction, IEEE transactions on circuits and systems for video technology, Vol.20, No.8, august 2010.

M. G. Sarwer and Q. M. J. Wu, Improved Intra Prediction of H.264/AVC, Effective Video Coding for Multimedia Applications, Sudhakar Radhakrishnan (Ed.), ISBN: 978-953-307-177-0, InTech (2011).

C. C. Kao, Y. T. Lai, C. F. Tseng, Laplacian-based H.264 intra-prediction mode decision, Communications and Networking in China (CHINACOM), 2012 7th International ICST Conference, vol., no., pp.638,641, 8-10 Aug. 2012.

S.Rungta, K.Verma and A. Shukla, A Fast Mode Selection Algorithm Using Texture Analysis for H.264/AVC, IJCSI International of computer Sciences Issues, Vol. 7, Issue 4,No 9, July 2010.

Y. I. Jeon, C. H. Han, S. W. Lee, H. S. Kang, Fast Intra Mode Decision Algorithm Using Directional Gradients for H.264, Image and Signal Processing, 2009. CISP '09. 2nd International Congress, vol., no., pp.1,4, 17-19 Oct. 2009.

A.Elyousfi, A.Tamtaoui and E.Bouyakhf, Fast Intra Prediction Algorithm for H.264/AVC Based on Quadratic and Gradient Model, World Academy of Science, Engineering and Technology 63, 2010.

Y. V. Ivanov and C. J. Bleakley, Real-time H.264 video encoding in software with fast mode decision and dynamic complexity control. ACM Trans. Multimedia Comput. Commun. Appl.6, 1, Article 5 (February 2010), 21 pages.

D. C. Jan, S. Notebaert, P. Lambert, and R. V. Walle, Hardware/software Co-design for H.264/AVC Intra Frame Encoding. EUROMEDIA ’2006, ed. E Tzafestas, 56–60. Ghent, Belgium: EUROSIS.

R. R. Colenbrander, A. S. Damstra, C. W . Korevaar, C. A Verhaar, A. Molderink, Co-design and Implementation of the H.264/AVC Motion Estimation Algorithm Using Co-simulation, Digital System Design Architectures, Methods and Tools. DSD '08. 11th EUROMICRO Conference, p.210-215, 3-5 Sept. 2008.

C. H. Kuo, L. C. Chang, K. W. Fan, B. D. Liu, Hardware/Software Codesign of a Low-Cost Rate Control Scheme for H.264/AVC, IEEE Transactions on Circuits and Systems for Video Technology, Vol 20 Issue 2, February 2010.

Y. Jan, L. Jozwiak, CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey, Embedded Computer Systems: Architectures, Modeling, and Simulation, Lecture Notes in Computer Science, Vol 5657, 2009, pp 24-35.

M. Kthiri, H. Loukil, A.Ben Atitallah, P. Kadionik, D. Dallet, N. Masmoudi, FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding, Journal of Signal Processing Systems , August 2012, Volume 68, Issue 2, pp 273-285.

T. Dias, N. Roma, L.Sousa, H.264/AVC framework for multi-core embedded video encoders, System on Chip (SoC), 2010 International Symposium , vol., no., pp.89,92, 29-30 Sept. 2010

M. Bariani, P. Lambruschini, and M. Raggio, An Efficient Multi-Core SIMD Implementation for H.264/AVC Encoder, VLSI Design, vol. 2012, Article ID 413747, 14 pages, 2012.

S. Chen, S. Chen, H. Gu, H. Chen, Y. Yin; X. Chen, S. Sun, S. Liu, Y. Wang, Mapping of H.264/AVC Encoder on a Hierarchical Chip Multicore DSP Platform, High Performance Computing and Communications (HPCC), 2010 12th IEEE International Conference on , vol., no., pp.465,470, 1-3 Sept. 2010

I. Werda, H. Chaouch, A. Samet, M. Ben Ayed, N. Masmoudi, Optimal DSP-Based Motion Estimation Tools Implementation For H.264/AVC Baseline Encoder, IJCSNS International Journal of Computer Science and Network Security, Vol.7 N.5, May 2007.

J. Waerdt, G. A. Slavenburg, J. V. Itegem, and S. Vassiliadis Motion estimation performance of the TM3270 processor, Proceedings of the 2005 ACM symposium on Applied computing (SAC '05), Lorie M. Liebrock (Ed.).

R. Vani, M. Sangeetha, Survey on H.264 Standard, Advances in Computer Science and Information Technology, Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, Springer, Volume 86, 2012, pp 397-410.

D. Lin, C. Yang, H.264/AVC Video Encoder Realization and Acceleration on TI DM642 DSP, Advances in Image and Video Technology Lecture Notes in Computer Science Springer Berlin Heidelberg, Volume 5414, 2009, pp 910-920.

H. Lin, Y, W. K. T. Cheng, Sh. Y. Yeh, W. N. Chen, C. Y. Tsai, T. Sh. Chang, H. M. Hang, Algorithms and DSP implementation of H.264/AVC, Design Automation, 2006. Asia and South Pacific Conference, vol., no., pp.8 pp., 24-27 Jan. 2006.

W. Lee, H. Choi, W. Sung, Algorithm and Software Optimization of Variable Block Size Motion Estimation for H.264/AVC on a VLIW–SIMD DSP, Journal of Signal Processing Systems, June 2008, Volume 51, Issue 3, pp 289-302.

I. Werda, F. Kossentini, M. Ben Ayed, N. Massmoudi, Analysis and Optimization of UB Video's H.264 Baseline Encoder Implementation on Texas Instruments' TMS320DM642 DSP, Image Processing, 2006 IEEE International Conference, vol., no., pp.3277-3280, 8-11 Oct. 2006.

M. R. Mohammadnia, H. Taheri, S. A Motamedi, Implementation and Optimization of Real-Time H.264/AVC Main Profile Encoder on DM648 DSP, Signal Acquisition and Processing, 2009. ICSAP. International Conference, pp.48-52, 3-5 April 2009.

T. Damak, I. Werda, A. Samet, N. Masmoudi, DSP CAVLC implementation and optimization for H.264/AVC baseline encoder, Electronics, Circuits and Systems, 2008. ICECS 2008. 15th IEEE International Conference, vol., no., pp.45-48, Aug. 31 2008-Sept. 3 2008.

Z. Li, Q. Xing, X. Zhu, H.264 video encoder implementation and optimization based on DM642 DSP, Networking, Sensing and Control, 2008. ICNSC 2008. IEEE International Conference, vol., no., pp.891-894, 6-8 April 2008.

TMS320C6472 - http://www.ti.com/lit/ds/sprs612g/sprs612g.pdf.

TMS320C6472/TMS320TCI648x DSP Enhanced DMA (EDMA3) Controller.


TMS320C6472 Chip Support Library API reference Guide.


TCP/IP socket programming.


TI Network Developer's Kit (NDK) v2.21 User's Guide, http://www.ti.com/lit/ug/spru523h/spru523h.pdf

Open source computer vision library http://opencv.org/

H. Krichene, A. C. Ammari, A. Jemai, M. Abid, Performance/Complexity Analysis of a H264 Video Encoder, (2007) International Review on Computers and Software (IRECOS), 2 (4), pp. 401 – 414.


  • There are currently no refbacks.

Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize