An Efficient 2DWT-A Architecture Using Distributive Arithmetic Algorithm

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


The previous paper presents a 2DWT-A algorithm an efficient architectures for real time signal processing, architecture exploits both row-wise and column-wise parallelism in the direct implementation and processing was scheduled by carefully pipelining the lifted steps. Our work is an important part of developing new hardware efficient methods for the implementation of DWT through Distributed Arithmetic (DA) method. We implement the parallel DA for row wise convolution and for column-wise lifting, the parallel-pipelined lifting scheme using polyphase DA decomposition. The significance of this paper is to propose an efficient architecture for real time, low power application and hardware implementation based on DA method. The various architectures are analyzed in terms of hardware and timing complexity. This study is useful for deriving an efficient method for improving the speed, power consumption and hardware complexities of existing architectures and to design a new hardware implementation of 2DWT-A using DA based parallel-pipelined lifting schemes. Our implementation achieves, effective hardware utilization using polyphase DA method, low power consumption with reduction in multipliers and use of look-up table (LUT) and high speed performance with the help of Parallel DA method.
Copyright © 2013 Praise Worthy Prize - All rights reserved.


Discrete Wavelet Transforms; Lifting Scheme; Distributive Arithmetic (DA); 9/3 Filter Pair; Parallel Distributive Arithmetic (PDA); Polyphase DA

Full Text:



Wei Zhang,Member, IEEE, Zhe Jiang, Zhiyu Gao, and Yanyan Liu, "An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform," IEEE Transactions On Circuits And Systems—II: Express Briefs, VOL. 59, NO.3, March 2012.

D. U. Shah, C. H. Vithlani, "Efficient Implementation Of Discrete Wavelet Transforms Using FPGAs," International Journal of Advances in Engineering & Technology, Sept 2011.

Tinku Acharya and Chaitali Chakrabarti, "A Survey on Lifting-based Discrete Wavelet Transform Architectures," Journal of VLSI Signal Processing 42, 321–339, 2006, DOI: 10.1007/s11266-006-4191-3.

Anitha.K, Dr.Dharmistan.K.Varugheese & Dr N.J.R.Muniraj, "Modified Lifting Based DWT/IDWT Architecture for OFDM on Virtex-5 FPGA ," Global Journal of Researches in Engineering, Electrical and Electronics Engineering, Volume 12, Issue 8, Version 1.0, Year 2012.

Chao-Tsung Huang, Po-Chih Tseng, and Liang-Gee Chen, Fellow, IEEE, "Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform," IEEE Transactions On Signal Processing, VOL. 52, NO. 4, April 2004.

Po-Chih Tseng, Chao-Tsung Huang, and Liang-Gee Chen, "VLSI implementation of shape-adaptive discrete wavelet transform," Visual Communications and Image Processing 2002, C.-C. Jay Kuo, Editor, Proceedings of SPIE Vol. 4671 (2002).

Ali M. Al-Haj, "Fast Discrete Wavelet Transformation Using FPGAs and Distributed Arithmetic," International Journal of Applied Science and Engineering 2003. 1, 2: 160-171.

A. Mansouri, A. Ahaitouf, and F. Abdi, "An Efficient VLSI Architectureand FPGA Implementation of High-Speed and Low Power 2-D DWT for (9, 7) Wavelet Filter," IJCSNS International Journal of Computer Science and Network Security, Vol.9 No.3, March 2009.

Mehboob Alam, Wael Badawy, Vassil Dimitrov and Graham Jullien, "An Efficient Architecture for a Lifted 2D Biorthogonal DWT," Journal of VLSI Signal Processing 40, 335–342, 2005.

Amit Acharyya, Koushik Maharatna, Member, IEEE, Bashir M. Al-Hashimi, Fellow, IEEE, and Steve R. Gunn, Member, IEEE, "Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry," IEEE Transactions On Circuits and Systems—II: Express Briefs, Vol. 56, NO. 4, April 2009.

V. Sudhakar, N.S. Murthy, L. Anjaneyulu, "Area Efficient Pipelined Architecture For Realization of FIR Filter Using Distributed Arithmetic," 2012 International Conference on Industrial and Intelligent Information (ICIII 2012) IPCSIT vol.31 (2012).

Jiaji Wua, Zhensen Wu and Chengke Wu, "Lossy to lossless compressions of hyperspectral images using three-dimensional set partitioning algorithm," Electronic Imaging and Multimedia Technology IV, edited by Chung-Sheng Li, Minerva M. Yeung, Proc. of SPIE Vol. 5637 (SPIE, Bellingham, WA, 2005).

Chin-Fa Hsieh, Tsung-Han Tsai, Neng-Jye Hsu, Chih-Hung Lai, " A Novel, Efficient Architecture for the 1D, Lifting-Based DWT with Folded and Pipelined Schemes," ;in Proc. JCIS, 2006.

Ali M. Al-Haj, "An FPGA-Based Parallel Distributed Arithmetic Implementation of the 1-D Discrete Wavelet Transform," Informatica 29(2005) 241–247 241.

Srikanth.S, M.Jagadeeswari, "High Speed VLSI Architecture for Multilevel Lifting 2-D DWT Using MIMO," International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-2, Issue-2, May 2012.

Sami Khawam, Tughrul Arslan, and Fred Westall, "Synthesizable Reconfigurable Array Targeting Distributed Arithmetic for System-on-Chip Applications," Parallel and Distributed Processing Symposium, 2004.

Vijay Krishna Sola and Cyril Prasanna Raj, "Design and Implementation of Parallel and Pipelined Distributive Arithmetic based Discrete Wavelet Transform IP Core," SASTECH, Vol. V, No.2, Nov 2006.

Maria E. Angelopoulou and Peter Y. K. Cheung, "Implementation and Comparison of the 5/3 Lifting 2D Discrete Wavelet Transform Computation Schedules on FPGAs," Journal of VLSI Signal Processing 2007, DOI: 10.1007/s11265-007-0139-5.

Tracy C. Denk and Keshab K. Parhi, "VLSI Architectures for Lattice Structure Based Orthonormal Discrete Wavelet Transforms," IEEE Transactions On Circuits and Systems—II: Analog And Digital Signal Processing, Vol. 44, No. 2, February 1997.

Tyler J. Moeller, "Field Programmable Gate Arrays for Radar Front-End Digital Signal Processing," Massahusett's Institute Of Technology, May 22, 1999.

C. Chandrasekhar& Dr. S. Narayana Reddy, "Dynamic Power Reduction in Modified Lifting Scheme Based DWT for Image Processing," Global Journal of Researches in Engineering, Electrical and Electronics Engineering, Volume 12 Issue 8 Version 1.0 Year 2012.

Dhaha Dia, Medien Zeghid, Taoufik Saidani, Mohamed Atri, Belgacem Bouallegue, Mohsen Machhout and Rached Tourki, "Multi-level Discrete Wavelet Transform Architecture Design," Proceedings of the World Congress on Engineering 2009 Vol I, WCE 2009.

Usha Bhanu.N and Dr.A.Chilambuchelvan, "A Detailed Survey on VLSI Architectures for Lifting based DWT for efficient hardware implementation," International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.2, April 2012.

M. Mounika Varalakshmi, G.Sravya, "Innovation on a Memory Based Multiplier," International Journal of Engineering Research and Applications (IJERA), ISSN: 2248-9622,, Vol. 2, Issue 2,Mar-Apr 2012, pp1472-1476

Elhamzi, W., Saidani, T., Said, Y., Atri, M., FPGA based Real Time wavelet Video coding, (2013) International Review on Computers and Software (IRECOS), 8 (1), pp. 243-249.

D. Samai, N. Doghmane, M. Bedda, Comparative Performance of Embedded Coders at High Quality, (2008) International Review on Computers and Software (IRECOS), 3 (6), pp. 639 – 644.


  • There are currently no refbacks.

Please send any question about this web site to
Copyright © 2005-2023 Praise Worthy Prize