Email this article 
K-Step Look Ahead in Load Balanced Adaptive Routing for Network on Chip (NoC) Systems
(*) Corresponding author
DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)
Abstract
Since, the Network-on-Chip (NoC) has been emerging as a very promising paradigm for scalable on-chip communication architectures in many fields. To achieve excellent results in Network on Chip (NoC) Systems application the load balanced in the routing as to be achieved. Normally the routing is based on the probability function using the data of the past and current, which means the route may exist or may not, due to which the size of the routing table also increases. To overcome this drawback in the NoC systems, we propose K-Step Look Ahead in Load Balanced Adaptive Routing, where all the details about the routing the routing table is maintained by the every router are achieved by ACO-based Cascaded Adaptive Routing (ACO-CAR). These routing tables are formed based on the probability of pheromones left behind by the ant packets in the past. Then we implement a k-Step Look Ahead (KSLA) algorithm which finds the exact number of steps for the ant packet to reach the destination using the information of the ACO-CAR routing tables and updates the routing table by eliminating the route information which does not exists.
Copyright © 2013 Praise Worthy Prize - All rights reserved.
Keywords
References
Chris Jacksona and Simon J. Hollisa, “A Deadlock-free Routing Algorithm for Dynamically Reconfigurable Networks-on-Chip”, Journal Microprocessors & Microsystems archive Volume 35, Pages 139-151, Issue 2, March, 2011
David Atienza, Federico Angiolini, Srinivasan Murali, Antonio Pullini, Luca Benini and Giovanni De Micheli, “Network-on-Chip design and synthesis outlook”, Science Direct INTEGRATION, the VLSI journal 41,340–359, Elsevier, 2008
Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger and Yatin Hoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives”, IEEE Transactions on computer-aided design of integrated circuits and systems, vol. 28, no. 1, January 2009
David Fick, Andrew DeOrio, Gregory Chen, Valeria Bertacco, Dennis Sylvester and David Blaauw, “A Highly Resilient Routing Algorithm for FaultTolerant NoCs”, Design, Automation & Test in Europe Conference & Exhibition, 2009.
En-Jui Chang, Chih-Hao Chao, Kai-Yuan Jheng, Hsien-Kai Hsin, and An-Yeu Wu, “ACO-Based Cascaded Adaptive Routing for Traffic Balancing in NoC Systems”, IEEE Green Circuits and Systems (ICGCS) International Conference, 2010
Wei Song, Doug Edwards, Jos´e Luis Nu˜nez-Ya˜nez, and Sohini Dasgupta, “Adaptive Stochastic Routing in Fault-tolerant On-chip Networks”, Networks-on-Chip, NoCS 2009. 3rd ACM/IEEE International Symposium, 2009
Nishant Satya Lakshmikanth, Krishna Kumaar N.I. and Sudha S, “Dynamic Stress Wormhole Routing for Spidergon NoC with effective fault tolerance and load distribution”, 2010
Hsien-Kai Hsin, En-Jui Chang, Chih-Hao Chao, and An-Yeu Wu, “Regional ACO-based Routing for Load-Balancing in NoC Systems”, Nature and Biologically Inspired Computing (NaBIC), Second World Congress, 2010
S. Sudha and V. Ramachandran, “Efficient Fault Tolerant Adaptive Routing for Spidergon NoC Architecture”, European Journal of Scientific Research, Vol.63 No.4, pp. 503-514, 2011
Mehdi Modarressi, Hamid Sarbazi-Azad and Mohammad Arjomand, “A Hybrid Packet-Circuit Switched On-Chip Network Based on SDM”, Design, Automation & Test in Europe Conference & Exhibition, 2009
Francisco Trivi˜no, Francisco J. Alfaro, Jos´e L. S´anchez and Jos´e Flich, “A Fast Centralized Computation Routing Algorithm for Self-Configuring NoC Systems”, 18th International Conference on High Performance Computing, 2011
S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato “Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems”, IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 30, no. 4, April 2011
Terrence Mak, Peter Y. K. Cheung, Kai-Pui Lam and Wayne Luk, “Adaptive Routing in Network-on-Chips Using a Dynamic-Programming Network”, IEEE Transactions on Industrial Electronics, vol. 58, no. 8, August 2011
Rabindra, K., Srivastava, P., Sharma, G.K., Network-on-chip: On-chip communication solution, (2010) International Review on Computers and Software (IRECOS), 5 (1), pp. 22-33.
Taassori, M., Taassori, M., Mossavi, M., Adaptive data compression in NoC architectures for power optimization, (2010) International Review on Computers and Software (IRECOS), 5 (5), pp. 540-547.
Refbacks
- There are currently no refbacks.
Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize
