Optimization of Processor Architecture for Sobel Real-Time Edge Detection Using FPGA

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


This paper presents an optimized processor architecture for Sobel edge detection operator on field programmable gate arrays (FPGA). The processor is optimized by the use of several optimization techniques that aim to increase the processor throughput and reduce the processor logic utilization. FPGA offers a high level of parallelism which is exploited by the processor to implement the parallel process of edge detection in order to increase the processor throughput and enable the processor to meet real-time performance constraints. To achieve real-time performance, the proposed processor consists of several Sobel instances that are able to produce massive output pixels in parallel. This parallelism enables data reuse within the processor block which reduces the number of calculations while increasing the processor throughput. Moreover, the processor gains performance with a factor equal to the number of instances contained in the processor block. By the application of the optimization techniques, the proposed Sobel processor is able to meet real-time performance constraints due to its high throughput even with a considerably low clock frequency. In addition, the logic utilization of the proposed processor is low compared to other Sobel processors when implemented on ALTERA Cyclone II DE2-70 board
Copyright © 2013 Praise Worthy Prize - All rights reserved.


Real-Time and Embedded Systems; Processor Architecture; Optimization; Sobel Edge Detection

Full Text:



B. A. Draper, et al., "Accelerated image processing on FPGAs," Image Processing, IEEE Transactions on, vol. 12, pp. 1543-1551, 2003.

N. Kehtarnavaz and M. Gamadia, Real-time image and video processing: from research to reality: Morgan & Claypool Publishers, 2006.

Z. E. M. Osman, et al., "Hardware implementation of an optimized processor architecture for SOBEL image edge detection operator," in Intelligent and Advanced Systems (ICIAS), 2010 International Conference on, 2010, pp. 1-4.

Z. E. M. Osman, et al., "Optimization of Processor Architecture for Image Edge Detection Filter," in Computer Modelling and Simulation (UKSim), 2010 12th International Conference on, 2010, pp. 648-652.

J. G. Ackenhusen, Real-time signal processing: design and implementation of signal processing systems: Prentice Hall PTR, 1999.

H. S. Neoh and A. Hazanchuk, "Adaptive Edge Detection for Real-Time Video Processing using FPGAs," presented at the The International Conference for Embedded Signal Processing Applications, GSPx 05, Santa Clara, CA, 2005.

C. Torres-Huitzil and M. Arias-Estrada, "FPGA-based configurable systolic architecture for window-based image processing," EURASIP J. Appl. Signal Process., vol. 2005, pp. 1024-1034, 2005.

N. Kanopoulos, et al., "Design of an image edge detection filter using the Sobel operator," IEEE Journal of Solid-State Circuits, vol. 23, pp. 358-367, 1988.

I. Sobel and G. Feldman, "A 3x3 Isotropic Gradient Operator for Image Processing," presented at a talk at the Stanford Artificial Project, unpublished but often cited, orig. in Pattern Classification and Scene Analysis, Duda,R. and Hart,P., John Wiley and Sons,'73, pp271-2, 1968.

J. M. S. Prewitt, "Object enhancement and extraction," Picture Processing & Psychopictorics, Academic Press, New York, pp. 75-149, 1970.

S. C. Wu and J. M. S. Prewitt, "An Application of Pattern Recognition to Epithelial Tissues," in Proceedings of the Annual Symposium on Computer Application in Medical Care, 1978, pp. 15-25.

B. Chanda and D. Majumder, Digital image processing and analysis: Prentice-Hall of India, 2004.

E. Dougherty and P. Laplante, Introduction to real-time imaging: SPIE Optical Engineering Press, 1995.

N. Baradaran, et al., "Compiler reuse analysis for the mapping of data in FPGAs with RAM blocks," in Proceedings of IEEE International Conference on Field-Programmable Technology, 2004, pp. 145-152.

J. M. P. Cardoso and P. C. Diniz, "Modeling Loop Unrolling: Approaches and Open Issues," in Computer Systems: Architectures, Modeling, and Simulation. vol. 3133, A. Pimentel and S. Vassiliadis, Eds., ed: Springer Berlin / Heidelberg, 2004, pp. 224-233.

J. Park and P. C. Diniz, "Partial data reuse for windowing computations: performance modeling for FPGA implementations," presented at the Proceedings of the 3rd International Conference on Reconfigurable Computing: Architectures, Tols and Applications, Mangaratiba, Brazil, 2007.

B. So and M. Hall, "Increasing the Applicability of Scalar Replacement," in Compiler Construction. vol. 2985, E. Duesterwald, Ed., ed: Springer Berlin / Heidelberg, 2004, pp. 2732-2732.

Y. N. Srikant and P. Shankar, The Compiler Design Handbook: Optimization and Machine Code Generation: CRC PRESS, 2007.

B. Buyukkurt, et al., "Impact of Loop Unrolling on Area, Throughput and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs," in Reconfigurable Computing: Architectures and Applications. vol. 3985, K. Bertels, et al., Eds., ed: Springer Berlin / Heidelberg, 2006, pp. 401-412.

O. S. Dragomir, et al., "Loop unrolling and shifting for reconfigurable architectures," in International Conference on Field Programmable Logic and Applications, FPL, 2008, pp. 167-172.

O. S. Dragomir, et al., "Optimal Loop Unrolling and Shifting for Reconfigurable Architectures," ACM Trans. Reconfigurable Technol. Syst., vol. 2, pp. 1-24, 2009.

J. Mellor-Crummey and J. Garvin, "Optimizing Sparse Matrix–Vector Product Computations Using Unroll and Jam," International Journal of High Performance Computing Applications, vol. 18, pp. 225-236, 2004.

S. Kilts, Advanced FPGA Design: Architecture, Implementation, and Optimization: John Wiley & Sons, 2007.

F. Hannig, et al., "Parallelization Approaches for Hardware Accelerators – Loop Unrolling Versus Loop Partitioning," in Architecture of Computing Systems – ARCS 2009. vol. 5455, M. Berekovic, et al., Eds., ed: Springer Berlin / Heidelberg, 2009, pp. 16-27.

K. Jung Sub, et al., "An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization," Computers, IEEE Transactions on, vol. 58, pp. 1654-1667, 2009.

U. Meyer, et al., Algorithms for memory hierarchies: advanced lectures: Springer, 2003.

N. Baradaran, et al., "Extending the Applicability of Scalar Replacement to Multiple Induction Variables," in Languages and Compilers for High Performance Computing. vol. 3602, R. Eigenmann, et al., Eds., ed: Springer Berlin / Heidelberg, 2005, pp. 455-469.

K. Benkrid, et al., "High level programming for real time FPGA based video processing," in Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing. ICASSP '00, 2000, pp. 3227-3230.

T. A. Abbasi and M. U. Abbasi, "A proposed FPGA based architecture for Sobel edge detection operator," Journal of active and passive electronic devices, vol. 2, pp. 271–277, 2007.

S. Hezel, et al., "FPGA-based template matching using distance transforms," in Proceedings of the10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2002, pp. 89-97.

S. Chivapreecha and K. Dejhan, "Hadware implementation of Sobel-Edge detection Distributed Arithmatic Digital Filter " presented at the 25th ACRS, Asian Conference on Remote Sensing, Chiang Mai, Thailand, 2004.

R. W. Means and H. J. Sklar, "Systolic array image processing system," United States Patent, 1989.

N. K. Ratha, et al., "Convolution on Splash 2," in FPGAs for Custom Computing Machines, 1995. Proceedings. IEEE Symposium on, 1995, pp. 204-213.

P. M. Athanas and A. L. Abbott, "Real-time image processing on a custom computing platform," Computer, vol. 28, pp. 16-25, 1995.

C. E. Cummings, "Simulation and Synthesis Techniques for Asynchronous FIFO Design," presented at the SNUG 2002, Synopsys Users Group Conference, San Jose, CA, 2002.

L. Xue, et al., "FPGA based Sobel algorithm as vehicle edge detector in VCAS," in Proceedings of the 2003 International Conference on Neural Networks and Signal Processing, 2003, pp. 1139-1142 Vol.2.

H. Saar. (2006, Minimizing FPGA power consumption. Available: http://www.eetimes.com/design/automotive-design/4004640/Minimizing-FPGA-power-consumption

R. Woods and J. McAllister, FPGA-based implementation of signal processing systems: John Wiley & Sons, 2008.

Mostafa Ayoubi Mobarhan, Asadollah Shahbahrami, Mojtaba Ayoubi Mobarhan, Atefeh Ahmadnya Khajekini, Shiva Derogar, "License Plate Identification Algorithms Using Color Analysis and Edge Features, (2012) International Review on Computers and Software (IRECOS), 7 (3), pp. 1012-1019.

Mohammad Javad Ebrahim, Hossein Pourghassem, A Novel Automatic Synthetic Segmentation Algorithm Based on Mean Shift Clustering and Canny Edge Detector for Aerial and Satellite Images, (2012) International Review on Computers and Software (IRECOS), 7 (3), pp. 1122-1129.


  • There are currently no refbacks.

Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2022 Praise Worthy Prize