Review of Methods of Distributed Barrier Synchronization of Parallel Processes in Matrix VLSI Systems

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


The problem of barrier synchronization between parallel processes in VLSI-based mesh-connected multicomputers is under consideration. This paper introduces and reviews description of hardware synchronization methods (HSM) in modern microprocessing systems.
Copyright © 2013 Praise Worthy Prize - All rights reserved.


VLSI; Multicomputers; Parallel Processes; Barrier Synchronization; Hardware

Full Text:



J. Wu, T. Srikanthan. Fast reconfiguring mesh-connected VLSI arrays / Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 2, 23-26 May 2004 pp. 949-952. Vol.2.

Axelrod, T.S. Effects of synchronization barriers on multiprocessor performance / T.S. Axelrod // Parallel Computing. 1986. N3. P. 129-140.

Rodrigo Santos, Jorge Santos, Javier Orozco. Scheduling Hard Real-Time Tasks in Multicore General Purpose/ Special Purpose Processors Systems-on-a-Chip: an Energy-Aware Approach. IRECOS, November 2009 Vol. 4. n. 6 "pp. 728-736

OpenMP Application Programming Interface, Version 2.5, May 2005.

O’Boyle, M. Compile time barrier synchronization minimization / M. O’Boyle, E. Stohr // IEEE Transactions on Parallel and Distributed Systems. 2002. Vol.13, N6. P. 529-543.

Arenstorf, N.S. Comparing barrier algorithms / N.S. Arenstorf, H.F. Jordan // Parallel Computing. 1989. N12. P. 157-170.

O’Keefe, M.T. Hardware barrier synchronization: dynamic barrier MIMD (DBM) / M.T. O’Keefe, H.G. Dietz // Proc. Intl Conf. Parallel Processing, August 1990, Urbana-Champaign. Pennsylvania State University Press, 1990. Vol.1. P. 43-46.

O’Keefe, M.T. Hardware barrier synchronization: static barrier MIMD (SBM) / M.T. O’Keefe, H.G. Dietz // Proc. Intl Conf. Parallel Processing, August 1990, Urbana-Champaign. Pennsylvania State University Press, 1990. Vol.1. P. 35-42.

E. Ilavarasan, P. Thambidurai Genetic Algorithm for Task Scheduling on Distributed Heterogeneous Computing System, (2006) International Review on Computers and Software (IRECOS), 1 (3), pp. 233 – 242.

Yang, J.S. Designing tree-based barrier synchronization on 2D mesh networks / J.S. Yang, C.T. King // IEEE Transactions on Parallel and Distributed Systems. 1998. Vol.9, N6. P. 526-533.

Patent 7009976 USA, MKI H 04 L 12/56. Method and apparatus for using barrier phases to synchronize processes and components in a packet switching system / Michelson J.E., Williams J.J. (Jr.), Dejanovic T., Fingerhut J.A. (USA). N894201; announced 27.06.01; accepted 07.03.06.

Feldmann, A. Subset barrier synchronization on a private-memory parallel system / A. Feldmann, T. Gross, D. O’Hallaron [et al.] // Proc. ACM Symp. Parallel Algor. Architect. (SPAA92) (San Diego, June 29 - July 1 1992). ACM: 1992. P. 209-218.

Patent 5434995 USA, MKI G 06 F 15/16, 15/80. Barrier synchronization for distributed memory massively parallel processing systems / Oberlin S.M., Fromm E.C. (USA). N165265; announced. 10.12.93; accepted. 18.07.95.

Johnson, T.A. Cyclical cascade chains: a dynamic barrier synchronization mechanism for multiprocessor systems / T.A. Johnson, R.R. Hoare // Proc. IEEE Workshop Mass. Paral. Processing, Intl Paral. Distrib. Processing Symp. (IPDPS-01) (San Francisco, April 23-27 2001). Los Alamitos: IEEE Computer Society, 2001. P. 2061-2068.

Sivaram, R. A reliable hardware barrier synchronization scheme / R. Sivaram, C.B. Stunkel, D.K. Panda // Proc. 11 Intl Parallel Processing Symp. (IPPS-97), Geneva, 1-5 April 1997. Los Alamitos: IEEE Computer Society, 1997. P. 274-280.

Patent №2280887 Russia, MKI G 05 B 19/18, G06F9/28. Microcontroller network / A.A. Ivanov, Abdel Jalil, I.V. Zotov №2005104065/09; announced 15.02.05; published 27.07.06

Cohen, W.E. An optical bus-based distributed dynamic barrier mechanism / W.E. Cohen, D.W. Hyde, R.K. Gaede // IEEE Transactions on Computers. 2000. Vol.49, N12. P. 1354-1365.

Sampson, J. Fast synchronization for chip multiprocessors / J. Sampson, R. González, J.-F. Collard [et al.] // SIGARCH Computer Architecture News. 2005. Vol.33, N4. P. 64-69.

Shang, S.S. Distributed hardwired barrier synchronization for scalable multiprocessor clusters / S.S. Shang, K. Hwang // IEEE Transactions on Parallel and Distributed Systems. 1995. Vol.6, N6. P. 591-605.

Beckmann, C.J. Fast barrier synchronization hardware / C.J. Beckmann, C.D. Polychronopoulos // Proc. Intl Conf. Supercomputing (ICS-90), Nov. 1990. Los Alamitos, CA: IEEE Computer Society Press, 1990. P. 180-189.

Connection machine CM-5 technical summary / Thinking Machines Corp.: Nov. 1992.

Cray T3D System Architecture Overview / Cray Research, Inc.: 1993.

Delgado, M. A distributed barrier synchronization solution in hardware for 2D-mesh multicomputers / M. Delgado, S. Kofuji // Proc. 3rd Intl Conf. High Performance Computing, Dec. 19-22 1996. IEEE: 1996. P. 368-373.

Dietz, H.G. PAPERS: Purdue's adapter for parallel execution and rapid synchronization / H. G. Dietz, T. Muhammad [et al.] // Technical Report TR-EE 94-11, March 1994, School of Electrical Engineering, Purdue University: 1994.

Hoare, R. Bitwise aggregate networks / R. Hoare, H. Dietz [et al.] // 8th IEEE Symp. Parallel Distrib. Processing, Oct. 23-26 1996. IEEE: 1996, P. 306-313.

Johnson, D. A distributed hardware mechanism for process synchronization on shared-bus multiprocessors / D. Johnson, D. Lilja, J. Riedl // Proc. Intl Conf. Parallel Processing (ICPP-94), August 15-19, 1994. / North Carolina State University. NC, CRC Press: 1994. Vol.2 (Software). P.268-275.

Ramakrishnan, V. Efficient techniques for nested and disjoint barrier synchronization / V. Ramakrishnan, I.D. Scherson, R. Subramanian // Journal of Parallel and Distributed Computing. 1999. Vol.58, N8. P. 333-356.

Shimizu, T. Performance evaluation of the AP1000 / T. Shimizu [et al.] // FUJITSU Sci. Tech. Journal. 1993. Vol. 29, March. P. 15-24.

Patent 6085303 USA, MKI G 06 F 15/16. Serialized race-free virtual barrier network / Thorson G., Passint R.S., Scott S.L. (USA). N972010; announced 17.11.97; accepted 04.07.00.

Forsell, M. Efficient barrier synchronization mechanism for emulated shared memory NOCs / M. Forsell // Proc. Intl Symp. System-on-Chip (Tampere, Finland, Nov. 16-18 2004). IEEE, 2004. P. 33-36.

Kini, S.P. Fast and scalable barrier using RDMA and multicast mechanisms for Infiniband-based clusters / S.P. Kini, J. Liu [et al.] // Proc. 10th European PVM/MPI Users' Group Conf. (EuroPVM/MPI03) (Venice, Italy, 29 Sep - 2 Oct, 2003). P. 369-378.

Moh, S. Four-ary tree-based barrier synchronization for 2D meshes without nonmember involvement / S. Moh, C. Yu, B. Lee [et al.] // IEEE Transactions on Computers. 2001. Vol.50, N8. P. 811-823.

Olnowich, H.T. ALLNODE barrier synchronization network / H.T. Olnowich // Proc. 9th Intl Parallel Processing Symp. (IPPS-95), Santa Barbara, CA, April 25-28 1995. Los Alamitos: IEEE Computer Society, 1995. P.265-269.

Sampson, J. Exploiting fine-grained data parallelism with chip multiprocessors and fast barriers / J. Sampson, R. Gonzalez [et al.] // Proc. 39th Annual IEEE/ACM Intl. Symp. Microarchitecture, 2006, MICRO-39, Dec. 2006. IEEE, ACM: 2006. P. 235-246.

R. K. Jena, P. Srivastava, G. K. Sharma, A Review on Genetic Algorithm in Parallel & Distributed Environment, (2008) International Review on Computers and Software (IRECOS), 3 (5), pp. 532 – 544.

Sun, Y. Barrier synchronization on wormhole-routed networks / Y. Sun, P.Y.S. Cheung, X. Lin // IEEE Transactions on Parallel and Distributed Systems. 2001. Vol.12, N6. P. 583-597.

Yumei Ning, Zhenguo Ding, Ping Zeng, Task Allocation Algorithm Based-on Distance in Distributed Adaptive Network Management System, (2012) International Review on Computers and Software (IRECOS), 7 (4), pp. 1938-1942.


  • There are currently no refbacks.

Please send any question about this web site to
Copyright © 2005-2023 Praise Worthy Prize