Effects of Parameter Variations on Low-Power SRAM Decoder

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


The effects of environmental and manufacturing process variations on a half-swing pulse-mode low-power SRAM decoder are demonstrated in this paper. The sensitivity of the propagation delay to parameter variations is determined for both a 256×8b low-power SRAM circuit with a self-resetting pulse-mode half-swing decoder and a 256×8b general purpose SRAM circuit. The effects of variations in the power supply voltage, temperature, and gate oxide thickness are considered for both SRAM implementations.
Copyright © 2014 Praise Worthy Prize - All rights reserved.


Parameter Variations; Self-Resetting Pulse-Mode Half-Swing Decoder; SRAM Decoder

Full Text:



J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective (2nd edition, Prentice Hall, 2002).

B.S. Amrutur, M. A. Horowitz, Fast low-power decoders for rams, IEEE Journal of Solid-State Circuits Vol. 36, pp. 1506-1515, 2001.

K. Mai, R. Ho, E. Alon, D. Liu, Y. Kim, D. Patil, M. A. Horowitz, Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-μm CMOS, IEEE Journal of Solid-State Circuits, Vol. 40, pp. 261-275, 2005.

K.W. Mai, T. Mori, B. S. Amrutur, R. Ho, B. Wilburn, M. A. Horowitz, I. Fukushi, T. Izawa, S. Mitarai, Low-power SRAM design using half-swing pulse-mode techniques, IEEE Journal of Solid-State Circuits, Vol. 33, pp. 1659-1671, 1998.

E. Grochowski, D. Ayers, V. Tiwari, Microarchitectural simulation and control of di/dt-induced power supply voltage variation, Proc. 8th International Symposium, High-Performance Computer Architecture, 2002, pp.7-16.

T. Mori, B. Amrutur, K. Mai, M. Horowitz, I. Fukushi, T. Izawa, S. Mitarai, A 1V 0.9mW at 100MHz 2k×16b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25μm Dual-Vt CMOS, ISSCC Dig. Tech. Papers, pp. 354-355, 1998.

N. Shibata, H. Morimura, M. Harada, 1-V 100-MHz embedded SRAM techniques for battery-operated MTCMOS/SIMOX ASICs, IEEE Journal of Solid-State Circuits, Vol. 30, pp. 1396-1407, 2000

W.J. Kim, Y. Kim, A localized self-resetting gate design methodology for low power, Proc. 44th IEEE Conf. Circuits and Systems, Midwest Symposium, 2001, pp.305-308.

N.H. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective (2nd edition, Addison-Wesley, 2004)

K. Kanda, K. Nose, H. Kawaguchi, T. Sakurai, Design impact of positive temperature dependence of drain current in sub 1V CMOS VLSIs, IEEE Journal of Solid-State Circuits, Vol. 36, pp. 1559-1564, 2001.

A. Srivastava, Low temperature behaviour of channel transit time constant in MOS transistor, IEE Proceedings Circuits, Devices and Systems, Vol. 139, pp. 104-108, 1992.

A. Agarwal, B. C. Paul, S. Mukhopadhyay, K. Roy, Process variation in embedded memories: failure analysis and variation aware architecture, IEEE Journal of Solid-State Circuits, Vol. 40, pp. 1804-1814, 2005.


  • There are currently no refbacks.

Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize