Fundamental Studies of a Three Phase Cascaded H-Bridge and Diode Clamped Multilevel Inverters Using Matlab/Simulink

Rosli Omar(1*), Mohammed Rasheed(2), Marizan Sulaiman(3)

(1) Department of Industrial Power Engineering, Faculty of Electrical Engineering, University Technical Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia
(2) Department of Industrial Power Engineering, Faculty of Electrical Engineering, University Technical Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia
(3) Department of Industrial Power Engineering, Faculty of Electrical Engineering, University Technical Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia
(*) Corresponding author


DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)

Abstract


This paper presents a fundamental study of two type’s multilevel inverters comprising of Cascaded H-Bridge and Diode Clamped for harmonic reduction for high power applications. The application of multilevel inverters is capable to minimize the number of harmonic contents in low voltage electrical distribution system. This study discusses a three phase comparative analysis between multi-level circuits diode clamped inverter and cascaded H-Bridge inverter with sinusoidal pulse width modulation (SPWM) strategies. Nine levels SPWM inverter with switching functions are used for the operating principles to alleviate harmonic components of the output voltage of multilevel inverters. Simulation results show that the Total Harmonics Distortion for voltage (THDV) of the output for the both multilevel inverters are decreased and have been achieved lower contents based on IEC standard.
Copyright © 2013 Praise Worthy Prize - All rights reserved.

Keywords


Multilevel Inverter; Diode Clamped (NPC); H-Bridge Inverter (CHB); SPWM

Full Text:

PDF


References


J. Rodríguez, S. Member, and J. Lai, “Multilevel Inverters: A Survey of Topologies , Controls , and Applications,” IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 724–738, 2002.

Wanjekeche, T., Jimoh, A.A., Nicolae, D.V., A Novel 9-level multilevel inverter based on 3-level NPC/H-bridge topology for photovoltaic applications, (2009) International Review of Electrical Engineering (IREE), 4 (5), pp. 769-777.

Hosseini, S.H.; Ahmadi, M.; Zadeh, S.G., "Reducing the output harmonics of cascaded H-bridge multilevel inverter for Electric Vehicle applications," Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), 2011 8th International Conference on , vol., no., pp.752,755, 17-19 May 2011

Farokhnia, N., Vadizadeh, H., Anvariasl, F., Line voltage THD calculation of cascaded multilevel inverter's stepped waveform with equal DC sources, (2011) International Review of Electrical Engineering (IREE), 6 (3), pp. 1094-1108.

D. P. Duggapu and S. Nulakajodu, “Comparison between Diode Clamped and H-Bridge Multilevel Inverter ( 5 to 15 odd levels ),” (2012) VSRD-IJEECE, 2 (5), pp. 228–256.

Gong, B., Cheng, S., Cai, K., Qin, Y., Simple three-level neutral point potential balance control scheme based on SPWM, (2012) International Review of Electrical Engineering (IREE), 7 (4), pp. 4663-4671.

G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, “A new multilevel PWM method: A theoretical analysis,” Power Electronics, IEEE Transactions on, vol. 7, no. 3, pp. 497–505, 1992.

L. Tolbert and T. Habetler, “Novel multilevel inverter carrier-based PWM method,” Industry Applications, IEEE, 1999.

Tolbert, L.M.; Peng, F.Z.; Habetler, T.G., "Multilevel PWM methods at low modulation indices," Applied Power Electronics Conference and Exposition, 1999. APEC '99. Fourteenth Annual , vol.2, no., pp.1032,1038 vol.2, 14-18 Mar 1999

Urmila Bandaru, Subba D. Rayudu, Harmonic orientation of pulse width modulation in multilevel inverters, (2011) Power Engineering and Electrical Engineering, 9 (1), pp. 29–34.

Aarthi, G.; Porselvi, T., "Modeling and simulation of Single Phase Matrix Converter using PWM," Computing, Electronics and Electrical Technologies (ICCEET), 2012 International Conference on , vol., no., pp.168,173, 21-22 March 2012.

T. Prathiba, P. Renuga, A comparative study of Total Harmonic Distortion in Multi level inverter topologies, (2012) Journal of Information Engineering and Applications, 2 (3), pp. 26–37.

S. Kiruthika, S. Sudarsan, M. Murugesan, and B. Jayamanikandan, High Efficiency Three Phase Nine Level Diode Clamped Multilevel Inverter, (2012) International Journal of Science and Research (IJSR), 1 (3), pp. 120–123.

M. Derakhshanfar, Analysis of different topologies of multilevel inverters, Master of Science Thesis 2010.

F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. VanCoevering, A Multilevel Voltage-Source Inverter with Separate DC Sources for Static Var Generation, IEEE Trans. Indus. Applicat., vol. 32, no. 5, pp. 1130-1138, Sep./Oct. 1996.


Refbacks

  • There are currently no refbacks.



Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2020 Praise Worthy Prize