An Adaptive Motion Estimator Design for High Performances H.264/AVC Codec

(*) Corresponding author

Authors' affiliations

DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)


An evident trend in modern world is the digital convergence in the current electronic consumer products which have various functions like Video on Demand (VOD), Digital Multimedia Broadcasting (DMB), Global Positioning System (GPS), Portable Multimedia Player (PMP) and so on. Due to such demand, it is necessary to support the widely used video compression standards in a single system-on-chip (SoC) platform. In this paper, we present a cost-sharing and adaptive GFS (Gradient-Four Search) architecture that integrates the gradient and the four step search algorithms to support the slow and rapid H264AVC video sequences. The proposed architecture can be configured dynamically by the appropriate algorithm depending on the video nature (slow or rapid). It uses only one data path to reduce the hardware cost significantly and it is based on stoppable clock technique to reduce dissipated power. The shared architecture is synthesized in CMOS 0.35 nm technology. The results show that the proposed design satisfies the requirement of the two types of video sequences with a maximum PSNR video quality. The scheme is also suitable for low-cost implementation in modern multi-codec systems.
Copyright © 2013 Praise Worthy Prize - All rights reserved.


H.264; Adaptive Motion Estimation; Four Step Search; Gradient Search; Low Power; Area Reduction; Portable Codec

Full Text:



N. Wade, M. Swanston, “Visual Perception: an Introduction”, Psychology Press, 2001.

O. T. C. Chen, “Motion estimation using a one-dimensional gradient descent search”, IEEE Transactions on Circuits and Systems for Video Technology, Vol. 10, No. 4, p. 608-616, June 2000.

A. H. Koga, K. Linuma, T. Ishiguro, “Motion compensated inter-frame coding for video conferencing”, Proc. Nat. Telecomm. Conf., 1981.

ISO/IEC 14496-10 and ITU-T Rec. H.264, “Advanced Video Coding”, 2003.

JVT, “Advanced video coding for generic audiovisual services”, Rapport technique, ISO/IEC 14496-10 and ITU-T Rec. H.264, 2003.

R. Steven Richmond II and Dong Sam Ha, “A Low-Power Motion Estimation Block for Low Bit-Rate Wireless Video”, International Symposium on Low Power Electronics and Design (ISLPED), pp. 60-63, August, 2001, Huntington Beach, CA

Jinku CHOI and all., “Implementation of Motion Estimation IP Core for MPEG Encoder”, International Technical Conference on Circuits/Systems, Computers and Communications , Tokushima, July 10-12,2001

Ka-Ho Ng, Lai-Man Po, Ka-Man Wong, Chi-Wang Ting, and Kwok-Wai Cheung, “A Search Patterns Switching Algorithm for Block Motion Estimation”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 19, NO. 5, MAY 2009


Liu, L.-K. and Feig, E., “A block-based gradient descent search algorithm for block motion estimation in video coding”, IEEE Trans. on Circuits and Sys. for Video Technol., ( 6) 4, 419-422, 1996.

L. M. Po, W. C. Ma, "A novel four-step search algorithm for fast block motion estimation," in IEEE Transactions on Circuits & Systems for Video Technology, vol. 6, No. 3, pp. 313-317, June 1996.

Ismail, Y., Shaaban, M. and Bayoumi, M., “An Adaptive Block Size Phase Correlation Motion Estimation Using Adaptive Early Search Termination Technique”, International Symposium on Circuits and Syst, 3423- 3426, 2007.

Xavier, M. G., “Optimizing performance of an encoder following the standard Advanced Video Coding for a vector machine”, Master Memory, Faculty of Sciences libre University of Bruxcelle, 2006.

Yalcin, S., Ates, H.F. and Hamzaoglu, I., “A high performance hardware architecture for an SAD reuse based hierarchical motion estimation algorithm for H.264 video coding”, Proc. Inter. Conf. on Field Prog. Logic and App., Tampere, Finland, 509- 514, 2005.

Tiago Miguel Braga da Silva Dias, “High-Performance VLSI Motion Estimation Processors: Data Reuse and Sub-Pixel Accuracy”, Master Memoir, Univ. de Tec. De Lisboa, Inst. Sup. Tec, 2004.

C. L. Seitz. “Self-timed VLSI systems”, in Charles L. Seitz, editor, Proceedings of the 1st Caltech Conference on Very Large Scale Integration, Caltech C.S. Dept. Pasadena, CA, p. 345-355, January 1979.

F. URBAN, “Implantation optimisée d'estimateurs de mouvement pour la compression vidéo sur plates-formes hétérogènes multi composants”, Thèse, Institut Natinal des Sciences appliquées de Rennes, 2007.

S. Dhahri, A. Zitouni, M. Hajji, R. Tourki, “Adaptive motion estimator for the H264 coder”, IEEE Int. Conf. on Design & Test of Integrated Systems in Nanoscale Technology (DTIS08), Tozeur, Tunisia, Mars 2008.

A. Djeffal, Z. E. Baarir, “Codage vidéo par block matching adaptatif”, Traitement et analyse d'images (39), CARI'06, 2006.

M. Hajji, A. Zitouni, S. Dhahri, R. Tourki, “A stoppable clock based full search motion estimator design”, International Journal of Computer Sciences and Engineering Systems (IJCSES), Vol. 2, No. 4, October 2008.

S. Dhahri, A. Zitouni, H. Chaouch and R. Tourki, “Adaptive Motion Estimator Based on Variable Block Size Scheme”, IJCSS, International Journal of Computers, Systems and Signals, Vol. 9, No. 2, pp. 17-27, 2008

Steve Richmond, “A Low-Power Design of Motion Estimation Blocks for Low Bit-Rate Wireless Video Communications”, Master of Science in Electrical Engineering, March 2001

A. Amara, F. Amiel, T. Ea, “FPGA vs. ASIC for low power applications”, Elsevier, Microelectronics Journal, vol. 37, no. 8, pp. 669–677, January 2006.


  • There are currently no refbacks.

Please send any question about this web site to
Copyright © 2005-2024 Praise Worthy Prize