Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Analysis of QCA-Based Physical Unclonable Functions for Hardware Security


(*) Corresponding author


Authors' affiliations


DOI: https://doi.org/10.15866/irea.v9i5.20685

Abstract


Nano-scale Physical Unclonable Functions (PUFs) have recently emerged as promising hardware solutions for next-generation secure digital systems. In this context, the utilization of nano-scale Quantum dot Cellular Automata (QCA) technology provides power-efficient and high-performance implementations of digital systems relative to their CMOS counterparts. In this paper, three different 8-bit PUF designs are introduced and implemented based on QCA technology. The proposed designs are constructed using different arrangements of a proposed area-efficient random seed.  Simulation results show that the proposed structures surpass existing designs in terms of their structural cost, energy dissipation and latency while achieving adequate PUF performance metrics. The proposed designs have achieved up to 81%, 77% and 73% improvement in cell count, area and energy dissipation, respectively. The proposed designs can serve as building blocks for secure hardware systems and can be extended to implement larger PUF designs.
Copyright © 2021 Praise Worthy Prize - All rights reserved.

Keywords


QCA Technology; Secure Systems; Physical Unclonable Functions; Nano-Technology

Full Text:

PDF


References


A. Shamsoshoara, A. Korenda, F. Afghah, and S. Zeadally, A survey on physical unclonable function (PUF)-based security solutions for Internet of Things, Computer Networks, vol. 183, p. 107593, 2020/12 2020.
https://doi.org/10.1016/j.comnet.2020.107593

B. Hajri, M. M. Mansour, A. Chehab, and H. Aziza, A Lightweight Reconfigurable RRAM-based PUF for Highly Secure Applications, presented at the 2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2020.
https://doi.org/10.1109/DFT50435.2020.9250829

B. Debnath, J. C. Das, D. De, S. P. Mondal, A. Ahmadian, M. Salimi, et al., Security Analysis With Novel Image Masking Based Quantum-Dot Cellular Automata Information Security Model, IEEE Access, vol. 8, pp. 117159-117172, 2020.
https://doi.org/10.1109/ACCESS.2020.3002081

S. Larimian, M. R. Mahmoodi, and D. B. Strukov, Lightweight Integrated Design of PUF and TRNG Security Primitives Based on eFlash Memory in 55-nm CMOS, IEEE Transactions on Electron Devices, vol. 67, pp. 1586-1592, 2020/04 2020.
https://doi.org/10.1109/TED.2020.2976632

R. S. Kumaresan, M. Raj, and L. Gopalakrishnan, Area-Efficient D-Flip Flop and XOR in QCA, presented at the 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT), 2020.
https://doi.org/10.1109/ICCCNT49239.2020.9225372

M. Á. Prada-Delgado, I. Baturone, G. Dittmann, J. Jelitto, and A. Kind, PUF-derived IoT identities in a zero-knowledge protocol for blockchain, Internet of Things, vol. 9, p. 100057, 2020/03 2020.
https://doi.org/10.1016/j.iot.2019.100057

B. Halak, Physically Unclonable Functions: Design Principles and Evaluation Metrics, in Physically Unclonable Functions, ed: Springer International Publishing, 2018, pp. 17-52.
https://doi.org/10.1007/978-3-319-76804-5_2

M. N. Islam and S. Kundu, Enabling IC Traceability via Blockchain Pegged to Embedded PUF, ACM Transactions on Design Automation of Electronic Systems, vol. 24, pp. 1-23, 2019/06 2019.
https://doi.org/10.1145/3315669

Z. He, W. Chen, L. Zhang, G. Chi, Q. Gao, and L. Harn, A Highly Reliable Arbiter PUF With Improved Uniqueness in FPGA Implementation Using Bit-Self-Test, IEEE Access, vol. 8, pp. 181751-181762, 2020.
https://doi.org/10.1109/ACCESS.2020.3028514

H. Idriss, T. Idriss, P. Williams, and M. Bayoumi, Memory-based Arbiter PUF: A Novel Highly Reliable and Scalable Strong PUF Design, presented at the 2020 IEEE 6th World Forum on Internet of Things (WF-IoT), 2020.
https://doi.org/10.1109/WF-IoT48130.2020.9221015

E. Avaroğlu, The implementation of ring oscillator based PUF designs in Field Programmable Gate Arrays using of different challenge, Physica A: Statistical Mechanics and its Applications, vol. 546, p. 124291, 2020/05 2020.
https://doi.org/10.1016/j.physa.2020.124291

D. Deng, S. Hou, Z. Wang, and Y. Guo, Configurable Ring Oscillator PUF Using Hybrid Logic Gates, IEEE Access, vol. 8, pp. 161427-161437, 2020.
https://doi.org/10.1109/ACCESS.2020.3021205

Y. Yao, M. Kim, J. Li, I. L. Markov, and F. Koushanfar, ClockPUF: Physical Unclonable Functions Based on Clock Networks, presented at the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, 2013.
https://doi.org/10.7873/DATE.2013.095

T. Arul, N. A. Anagnostopoulos, S. Reisig, and S. Katzenbeisser, A Study of the Spatial Auto-Correlation of Memory-Based Physical Unclonable Functions, presented at the 2020 European Conference on Circuit Theory and Design (ECCTD), 2020.
https://doi.org/10.1109/ECCTD49232.2020.9218302

S. Khan, A. P. Shah, S. S. Chouhan, N. Gupta, J. G. Pandey, and S. K. Vishvakarma, A symmetric D flip-flop based PUF with improved uniqueness, Microelectronics Reliability, vol. 106, p. 113595, 2020/03 2020.
https://doi.org/10.1016/j.microrel.2020.113595

K. Seshan, Limits and Hurdles to Continued CMOS Scaling, in Handbook of Thin Film Deposition, ed: Elsevier, 2018, pp. 19-41.
https://doi.org/10.1016/B978-0-12-812311-9.00002-5

M. M. Abutaleb, QCAPUF: QCA-based physically unclonable function as a hardware security primitive, Semiconductor Science and Technology, vol. 33, p. 045011, 2018/03/20 2018.
https://doi.org/10.1088/1361-6641/aab458

M. H. Valavi and G. Jaberipur, Physically unclonable functions based on small delay defects in QCA, Semiconductor Science and Technology, vol. 35, p. 035024, 2020/02/20 2020.
https://doi.org/10.1088/1361-6641/ab6bae

T. N. Sasamal, A. K. Singh, and A. Mohan, Design of Registers and Memory in QCA, in Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective, ed: Springer Singapore, 2019, pp. 119-137.
https://doi.org/10.1007/978-981-15-1823-2_8

H. M. H. Babu, Quantum Computing: IOP Publishing, 2020.
https://doi.org/10.1088/978-0-7503-2747-3

M. Goswami, A. Mondal, M. H. Mahalat, B. Sen, and B. K. Sikdar, An efficient clocking scheme for quantum-dot cellular automata, International Journal of Electronics Letters, vol. 8, pp. 83-96, 2019/02/06 2019.
https://doi.org/10.1080/21681724.2019.1570551

S. M. Oskouei and A. Ghaffari, Designing a new reversible ALU by QCA for reducing occupation area, The Journal of Supercomputing, vol. 75, pp. 5118-5144, 2019/02/23 2019.
https://doi.org/10.1007/s11227-019-02788-8

S.-S. Ahmadpour, M. Mosleh, and S. Rasouli Heikalabad, The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate, The Journal of Supercomputing, vol. 76, pp. 10155-10185, 2020/03/14 2020.
https://doi.org/10.1007/s11227-020-03249-3

B. N. K. Reddy, B. V. Vani, and G. B. Lahari, An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata, Telecommunication Systems, vol. 74, pp. 487-496, 2020/04/20 2020.
https://doi.org/10.1007/s11235-020-00669-7

K. Pandiammal and D. Meganathan, Efficient design of QCA based hybrid multiplier using clock zone based crossover, Analog Integrated Circuits and Signal Processing, vol. 102, pp. 63-77, 2019/12/16 2019.
https://doi.org/10.1007/s10470-019-01570-3

R. Singh and D. K. Sharma, Design of efficient multilayer RAM cell in QCA framework, Circuit World, vol. 47, pp. 31-41, 2020/05/21 2020.
https://doi.org/10.1108/CW-10-2019-0138

M. Tarawneh and Z. Altarawneh, C-Element Design in Quantum Dot Cellular Automata, Jordanian Journal of Computers and Information Technology, pp. 52-64, 2020.
https://doi.org/10.5455/jjcit.71-1598791557

K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, QCADesigner: A Rapid Design and Simulation Tool for Quantum-Dot Cellular Automata, IEEE Transactions On Nanotechnology, vol. 3, pp. 26-31, 2004/03 2004.
https://doi.org/10.1109/TNANO.2003.820815

A. Maiti, J. Casarona, L. McHale, and P. Schaumont, A large scale characterization of RO-PUF, presented at the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2010.
https://doi.org/10.1109/HST.2010.5513108

F. Sill Torres, R. Wille, P. Niemann, and R. Drechsler, An Energy-Aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, pp. 3031-3041, 2018/12 2018.
https://doi.org/10.1109/TCAD.2018.2789782


Refbacks

  • There are currently no refbacks.


Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize