A Common Mode Voltage Reductions for Three Phase Coupled Inductor Inverter Using Multi-Carrier Interleaved PWM Strategies


(*) Corresponding author


Authors' affiliations


DOI's assignment:
the author of the article can submit here a request for assignment of a DOI number to this resource!
Cost of the service: euros 10,00 (for a DOI)

Abstract


This work presents multi-carrier interleaved PWM strategies to control common mode voltage (CMV) in three phase coupled inductor inverter (CII). The proposed scheme has the feature of reduced number of switches with higher output voltage level. The major problem in the coupled inductor inverter (CII) topology is power loss in inductor that is related to the magnitude of current ripple in the winding. The proposed multi-carrier interleaved PWM technique is easy to implement when compared to other PWM techniques. The additional advantage is reduction of the current ripple in inductor. The minimization of current ripple in inductor winding leads to the reduction in the common mode current participation in the (Y-Δ) connected induction motor. The common mode voltage is represented as the integration of the common mode current in each phase.  The multi-carrier interleaved PWM consists of the continuous and discontinuous modes of operation. By choosing the high effective switching state with the help of Discontinuous PWM technique for inductor winding, the common mode voltage (CMV) can be reduced without degrading the performance of the inverter. The proposed scheme is applied for three-phase coupled inductor inverter (CII) to obtain the five level output. The benefit of these proposed switching strategies is reduction of the common mode voltage in the range of +Vdc/12. The simulation with 1HP induction motor drive system is set-up in MATLAB and same result is validated effectively by hardware-FPGA SPARTAN-3E processor.
Copyright © 2013 Praise Worthy Prize - All rights reserved.

Keywords


Coupled Inductor Inverter (CII); Multi-Carrier Interleaved PWM Technique; Common Mode Voltage (CMV); Discontinuous PWM (DPWM)

Full Text:

PDF


References


A Nabae, I. Takahashi, and H. Akagi, “A New Neutral-Point Clamped PWM Inverter,” IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518–523 ,Sep./Oct. 1981.

Ilhami Colak, Ersan Kabalci, Ramazan Bayindira, “Review of multilevel voltage source inverter topologies and control Schemes”, Proceedings of Elsevier in Energy Conversion and Management 52 (2011) 1114–1128, sep 2010.

J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A survey on neutral-point-clamped inverters,” IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219–2230, Jul. 2010.

J. Rodriguez, S. Bernet, W. Bin, J. O. Pontt, and S. Kouro, “Multilevel voltage-source-converter topologies for industrial medium-voltage drives,” IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930–2945, Dec. 2007.

J.Rodriguez, J. S. Lai, and F. Z. Peng, “Multilevel Inverters: A Survey of Topologies, Controls, and Applications,” IEEE Transactions on Industrial Electronics, vol. 49, pp. 724 – 738, Aug. 2002.

Rashid, M.H., 2001. Power Electronics: Circuits, Devices and Applications. New Jersey: Prentice Hall, 2001.

Bimal K. Bose,”Modern Power Electronics and Ac Drives,” Publish in Prentice Hall PTR, 2002, ISBN: 0130167436.

B. Cougo, T. Meynard, and G. Gateau, “Parallel three-phase inverters: Optimal PWM method for flux reduction in InterCell transformers,” IEEE Trans. Power Electron., vol. 26, no. 8, pp. 2184– 2191, Aug. 2011.

D. Zhang, F. Wang, R. Burgos, R. Lai, and D. Boroyevich, “Impact of interleaving on AC passive components of paralleled three-phase voltage source converters,” IEEE Trans. Ind. Appl., vol. 46, no. 3, pp. 1042–1054, May/Jun. 2010.

Q. Chen, L. Xu, X. Ren, L. Cao, and X. Ruan, “A novel coupled inductor for interleaved converters,” in Proc. 25th Annu. IEEE APEC, Feb. 21–25, 2010, pp. 920–927.

Sanjay Lakshminarayanan, Student Member, IEEE, Gopal Mondal, Student Member, IEEE, P. N. Tekwani, Student Member, IEEE, K. K. Mohapatra, and K. Gopakumar, Senior Member, IEEE,” Twelve-Sided Polygonal Voltage Space Vector Based Multilevel Inverter for an Induction Motor Drive With Common-Mode Voltage Elimination,” IEEE Transactions On Industrial Electronics, Vol. 54, No. 5, October 2007.

K. Gopakumar, Senior Member, IEEE, Krushna K. Mohapatra, Student Member, IEEE, V. T. Somasekhar, Student Member, IEEE, and L. Umanand.”A Harmonic Elimination and Suppression Scheme for an Open-End Winding Induction Motor Drive,” IEEE Transactions on Industrial Electronics, Vol. 50, No. 6, December 2003.

Oliver Magdun, Yves Gemeinder, Andreas Binder, Senior Member, IEEE, and Kersten Reis, “Calculation of Bearing and Common-Mode Voltages for the Prediction of Bearing Failures Caused by EDM Currents,” IEEE International Symposium on Diagnostics for Electric Machines, Power Electronics & Drives (SDEMPED), Page(s): 462 – 467, Sep 2011.

Firuz Zare, Jafar Adabi, Alireza Nami, Arindam Ghosh,” Common Mode Voltage in a Motor Drive System with PFC,” 14th International Power Electronics and Motion Control Conference (EPE/PEMC), Page(s):T4-57 - T4-64,sep 2010

H. Akagi and S. Tamura, “A Passive EMI Filter For Eliminating Both Bearing Current And Ground Leakage Current From An Inverter-Driven Motor,” IEEE Trans. Power Electron., vol. 21, no. 5, pp. 982–989, Sep. 2006.

B. Vafakhah, J. Salmon, and A. M. Knight, “Interleaved discontinuous space-vector PWM for a multilevel PWM VSI using a three-phase split wound coupled inductor,” IEEE Trans. Ind. Appl., vol. 46, no. 5, pp. 2015– 2024, Sep./Oct. 2010.

A. M. Knight, J. Ewanchuk, and J. C. Salmon, “Coupled three phase inductors for interleaved inverter switching,” IEEE Trans. Magn., vol. 44, no. 11, pp. 4119–4122, Nov. 2008.

Mohan M. Renge and Hiralal M. Suryawanshi,” Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique”, Journal of Power Electronics, Vol. 11, No. 1, January 2011.

Amit Kumar Gupta, Student Member, IEEE, and Ashwin M. Khambadkone, Senior Member, IEEE, “A Space Vector Modulation Scheme to Reduce Common Mode Voltage for Cascaded Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 22, no. 5, pp. 1672–1681, Sep. 2007.

Min Zhang ; Sch. of Electr. & Electron. Eng., Newcastle Univ Newcastle upon Tyne, UK,Atkinson, D, Armstrong, M.,”A zero-sequence component injected PWM method with reduced switching losses and suppressed common-mode voltage for a three-phase four-leg voltage source inverter,” IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society, Page(s): 5068 – 5073, oct-2012.

Aissani, M. Aliouane, K., ”Three-dimensional space vector modulation for four-leg voltage-source converter used as an active compensator,” In International Symposium on Power Electronics Electrical Drives Automation and Motion (SPEEDAM), Page(s):1416 – 1421, jun 2010

M. M. Renge, and H. M. Suryawanshi, “Three-Dimensional Space Vector Modulation To Reduce Common Mode Voltage For Multilevel Inverter,” IEEE Trans. Ind. Electron., Vol. 57 , No.7, July 2010.

M. M. Renge, and H. M. Suryawanshi, “Five-Level Diode Clamped Inverter To Eliminate Common Mode Voltage And Reduce dv/dt In Medium Voltage Rating Induction Motor Drives,” IEEE Trans Power Electron., Vol. 23, No. 4, pp. 1598-1607, Jul. 2008.

Amit Kumar Gupta, Student Member, IEEE, and Ashwin M. Khambadkone, Senior Member, IEEE, “A Space Vector Modulation Scheme to Reduce Common Mode Voltage for Cascaded Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 22, no. 5, pp. 1672–1681, Sep. 2007.

J. Rodriguez, J. Pontt, P. Correa, P. Cortes, and C. Silva, “A New Modulation Method To Reduce Common-Mode Voltages In Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 834–839, Aug. 2004.

P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, “Reduced Common-Mode Modulation Strategies For Cascaded Multilevel Inverters,” IEEE Trans. Ind. Appl., vol. 39, no. 5, pp. 1386–1395, Sep.–Oct. 2003.

McGrath, B.P. and D.G. Holmes, “Multicarrier PWM Strategies for Multilevel Inverters”, IEEE Transaction on Industrial Electronics, Volume 49, Issue 4,August 2002, pp.858-867.

Y.H.-J. Kim, H.-D. Lee, and S.-K. Sul, “A New PWM Strategy For Common-Mode Voltage Reduction In Neutral-Point-Clamped Inverter- Fed Ac Motor Drives,” IEEE Trans. Ind. Appl., vol. 37, no. 6, pp. 1840–1845, Nov.–Dec. 2001.

H. Zhang, A. Von Jouanne, S. Dai, A. K.Wallace, and F.Wang, “Multilevel Inverter Modulation Schemes To Eliminate Common-Mode Voltages,” IEEE Trans. Ind. Appl., vol. 36, no. 6, pp. 1645–1653, Nov.–Dec. 2000.

Hee-Jung Kim, Hyeoun-Dong Lee and Seung-Ki Sui,” A new PWM strategy for common mode voltage reduction in neutral point clamped inverter fed Ac motor drives”, IEEE 2000.

A.L. Julian, G. Oriti, and T. A. Lipo, “Elimination Of Common-Mode Voltage In Three-Phase Sinusoidal Power Converters,” IEEE Trans. Power Electron., vol. 14, no. 5, pp. 982–989, Sep. 1999.

Bharatiraja, C., Jeevananthan, S., Dash, S.S., A vector selection approach based on control degree of freedom to provide DC-link voltage balancing in diode clamped multilevel inverter, (2013) International Review of Electrical Engineering (IREE), 8 (1), pp. 39-51.

Bharatiraja, C., Latha, R., Dash, S.S., Gulati, R., Sharma, P.V., A 3D-SVPWM algorithm design and its FPGA IP-core implementation for MLIS operating over a wide modulation range, (2013) International Review of Electrical Engineering (IREE), 8 (3), pp. 947-961.

Bayat, H., Moghani, J.S., Fathi, H., Riazmontazer, H., Implementation of a 5 level cascaded H-bridge inverter using PWM strategy with unequal carrier frequency for optimizing and reducing the switching number, (2011) International Review of Electrical Engineering (IREE), 6 (1), pp. 23-29.

Farokhnia, N., Fathi, S.H., Modified SHEPWM switching strategy for multilevel inverters, (2011) International Review of Electrical Engineering (IREE), 6 (3), pp. 1070-1076.

Karthikeyan, R., Chenthur Pandian, S., Generalized space vector PWM algorithm for minimizing THD in hybrid multilevel inverters, (2011) International Review of Electrical Engineering (IREE), 6 (5), pp. 2094-2099.

Rosli Omar, Marizan Sulaiman, Fundamental Studies of a Three Phase Cascaded H-Bridge and Diode Clamped Multilevel inverters Using Matlab/Simulink, (2013) International Review of Automatic Control (IREACO), (6) 5, pp. 618-625.


Refbacks

  • There are currently no refbacks.


Please send any question about this web site to info@praiseworthyprize.com
Copyright © 2005-2024 Praise Worthy Prize